Charge Pump for Ultrasonic Implant Stimulation

André Filipe Canas Agostinho

Thesis to obtain the Master of Science Degree in

Electrical and Computer Engineering

Supervisors: Prof. Doutor Marcelino Bicho dos Santos
            Prof. Doutor Jorge Manuel dos Santos Ribeiro Fernandes

Examination Committee

Chairperson: Prof. Doutor Francisco André Corrêa Alegria
            Supervisor: Prof. Doutor Marcelino Bicho dos Santos
            Member of the Committee: Prof. Doutor João Manuel Torres Caldinhas Simões Vaz

November 2021
Declaration

I declare that this document is an original work of my own authorship and that it fulfills all the requirements of the Code of Conduct and Good Practices of the Universidade de Lisboa.
Abstract

This thesis main objective is the design optimization of a fully integrated Multiple Output Switched Capacitor Converter (MOSCC) to be used in a neural stimulator implant developed in the context of the M4M European project. Initially, the state of the art modeling and analysis of a Switched Capacitor Converter (SCC) is presented. The output resistance is analysed based on the topology charge multipliers and component sizes by considering the converter in two ideal regimes: Slow Switching Limit (SSL) and Fast Switching Limit (FSL). As this analysis, as it is found in the literature, is only adequate for single output converters it was extended to the case of multiple outputs by using a transimpedance model. The most significant work on this thesis is the proposal of a method for optimally sizing a given MOSCC topology for a specific application based on the previously presented analysis. The method takes as inputs the topology’s charge multipliers, the characteristics of the components used to implement it and the application specification, and calculates the optimal size of each component to minimize area and losses. The proposed method was automated using a Python script and used to size a MOSCC for the M4M application. The obtained circuit and the optimization process were validated using simulation.

Keywords

Design of integrated circuits; power management; DCDC conversion; switched capacitor converter; multiple outputs; optimization.
Resumo

O objetivo principal desta tese é otimização do projeto de um Conversor de Condensadores Comutados com Múltiplas Saídas (CCCMS) totalmente integrado a ser aplicado num estimulador neuronal implantável, no contexto do projeto Europeu M4M. Inicialmente, é apresentado o estado da arte em modelação e análise de Conversores de Condensadores Comutados (CCC). A impedância de saída é analisada com base nos multiplicadores de carga da topologia e nas características dos componentes considerando que o conversor se encontra em dois regimes hipotéticos: limite de comutação rápida e limite de comutação lenta. Como esta análise, tal como encontrada na literatura, é apenas adequada para descrever conversores com uma única saída, neste trabalho esta abordagem foi expandida para o caso de múltiplas saídas com recurso a um modelo de transimpedância. A contribuição mais significativa deste trabalho é a proposta de um método para o dimensionamento otimizado de uma dada topologia de CCCMS, para uma aplicação específica, baseado na análise apresentada anteriormente. O método recebe como entrada os multiplicadores de carga da topologia, as características dos dispositivos que são usados para a implementar e a especificação da aplicação, e otimiza o projeto de forma a minimizar a área e perdas do conversor. O método proposto foi automatizado num script em Python e utilizado para dimensionar um CCCMS para a aplicação do M4M. O circuito obtido e o processo de otimização foram validados por simulação.

Palavras Chave

Projeto de circuitos integrados; gestão de energia; conversão DCDC; conversor de condensadores comutados; saídas múltiplas; otimização.
# Contents

## 1 Introduction
1.1 Motivation .......................................................... 3
1.2 Objectives .......................................................... 4
1.3 Thesis outline ...................................................... 4

## 2 SCC modeling and analysis
2.1 SCC model .......................................................... 6
2.2 SCC output resistance analysis ................................. 7
   2.2.1 Slow Switching Limit Impedance ......................... 8
   2.2.2 Fast Switching Limit Impedance ......................... 8
2.3 MOSCC model ...................................................... 9
2.4 MOSCC output resistance analysis ............................ 11
   2.4.1 Slow switching limit impedance ......................... 11
   2.4.2 Fast switching limit impedance ......................... 12
2.5 SCC components analysis ........................................ 13
2.6 Losses model ...................................................... 15
   2.6.1 Capacitor parasitic losses ................................. 15
   2.6.2 Switch driving losses ..................................... 15
   2.6.3 Other losses ................................................ 16
   2.6.4 Total losses and efficiency ............................... 16
2.7 SCC stages ......................................................... 16

## 3 MOSCC sizing method
3.1 Proposed methodology ........................................... 20
3.2 Stage conductance distributions generation ............... 21
3.3 Total conductance sizing ........................................ 21
3.4 Intra stage optimization ........................................ 22
   3.4.1 Capacitor sizing to meet SSL stage impedance ....... 22
   3.4.2 Switch sizing to meet FSL stage impedance .......... 22
## List of Figures

1.1 Block diagram of the UHF neural stimulator ............................................ 3

2.1 (a) Example Switched Capacitor Converter (SCC) topology (Dickson), capacitor connection during (b) phase $\Phi_1$, (c) phase $\Phi_2$. DC output capacitor omitted. ....................... 6

2.2 Model of a SCC. ......................................................................................... 6

2.3 Example SCC topology (Dickson) with two outputs with ideal ratios 1/3 and 2/3. DC output capacitors omitted. ................................................................. 10

2.4 Model of an output of a Multiple Output Switched Capacitor Converter (MOSCC). ....... 11

2.5 Capacitor parasitics. .................................................................................. 14

2.6 Single SCC stage. ....................................................................................... 17

2.7 3 stages connected to produce 3 outputs $V_{o1}$, $V_{o2}$, and $V_{o3}$ with nominal outputs $1/3V_{in}$, $2/3V_{in}$, and $2V_{in}$, respectively. Each output must have its own decoupling capacitor (not represented). ......................................................... 18

3.1 Variation of the stage area and losses with the ratio $r$. Minimum points are marked. .... 26

3.2 Variation of the stage total cost with the ratio $r$ for different $\lambda$. Minimum points are marked. 26

3.3 Performance of optimally sized topology for a set of stage conductance distributions. $\lambda = 0.02 \text{mm}^2/\text{mW}$. ............................................................... 27

4.1 (a) NMOS accumulation structure (b) PMOS accumulation structure with high impedance bias. ................................................................. 32

4.2 Stage connections for TOP1. ................................................................. 34

4.3 Stage connections for TOP2. ................................................................. 35

4.4 Stage connections for TOP3. ................................................................. 36

4.5 Stage connections for TOP4. ................................................................. 37

4.6 Stage connections for TOP5. ................................................................. 37

4.7 Stage connections for TOP6. ................................................................. 37

4.8 Efficiency vs Power density for topologies 1 to 6. $f_{sw} = 32 \text{MHz}$, $\lambda = 0.02$ .... 38
5.1 Output voltages of the simulated SCC. The outputs are loaded with 4 mA each at 20 µs and unloaded at 30 µs. .......................................................... 42

B.1 Schematic of the implemented topology TOP2. .................................................. 66
B.2 Schematic of stage ST1. ................................................................. 67
B.3 Schematic of the ideal gate driver. .............................................................. 68
List of Tables

1.1 Converter specifications for ultrasonic implant stimulation application. 4

4.1 Converter specifications for ultrasonic implant stimulation application. 30

4.2 Performance metrics of the capacitance structures considered. 31

4.3 Performance metrics of MOSFET available to be used as switches. 33

4.4 Voltage step and minimum capacitor and switch voltage rating for each stage of topology TOP1. 34

4.5 Optimal stage conductance distribution, \( r \) and area for each of the stages of TOP1 for \( f_{sw} = 32 \text{ MHz} \) and \( \lambda = 0.02 \). 34

4.6 Voltage step and minimum capacitor and switch voltage rating for each stage of topology TOP2. 35

4.7 Optimal stage conductance distribution, \( r \) and area for each of the stages of TOP2 for \( f_{sw} = 32 \text{ MHz} \) and \( \lambda = 0.02 \). 36

4.8 Voltage step and minimum capacitor and switch voltage rating for each stage of topology TOP3. 36

4.9 Voltage step and minimum capacitor and switch voltage rating for each stage of topology TOP6. 37

4.10 Optimal stage conductance distribution, \( r \) and area for each of the stages of TOP6 for \( f_{sw} = 32 \text{ MHz} \) and \( \lambda = 0.02 \). 38

4.11 Cost and performance of each of the considered topologies with optimized sizing. 38

5.1 Specified, theoretical and simulated values for TOP2. 43

5.2 M4M solution characteristics. 44
Listings

A.1 File topology.py .............................................. 49
A.2 File topologies.py ............................................ 58
A.3 File tech_devices.py ......................................... 63
<table>
<thead>
<tr>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DCDC</td>
<td>DC to DC power converter</td>
</tr>
<tr>
<td>FSL</td>
<td>Fast Switching Limit</td>
</tr>
<tr>
<td>KCL</td>
<td>Kirchoff’s Current Law</td>
</tr>
<tr>
<td>LDO</td>
<td>Low Dropout Output regulator</td>
</tr>
<tr>
<td>M4M</td>
<td>Moore4Medical</td>
</tr>
<tr>
<td>MIM</td>
<td>Metal Insulator Metal</td>
</tr>
<tr>
<td>MOM</td>
<td>Metal Oxide Metal</td>
</tr>
<tr>
<td>MOS</td>
<td>Metal Oxide Semiconductor</td>
</tr>
<tr>
<td>MOSCC</td>
<td>Multiple Output Switched Capacitor Converter</td>
</tr>
<tr>
<td>MOSFET</td>
<td>Metal Oxide Semiconductor Field Effect Transistor</td>
</tr>
<tr>
<td>MRI</td>
<td>Magnetic Resonance Imaging</td>
</tr>
<tr>
<td>SCC</td>
<td>Switched Capacitor Converter</td>
</tr>
<tr>
<td>SIMO</td>
<td>Single Input Multiple Output</td>
</tr>
<tr>
<td>SOSCC</td>
<td>Single Output Switched Capacitor Converter</td>
</tr>
<tr>
<td>SSL</td>
<td>Slow Switching Limit</td>
</tr>
<tr>
<td>UHF</td>
<td>Ultra High Frequency</td>
</tr>
</tbody>
</table>
1

Introduction

Contents

1.1 Motivation .............................................. 3
1.2 Objectives ............................................... 4
1.3 Thesis outline ......................................... 4
1.1 Motivation

Moore4Medical (M4M) is a project funded by the European Union and headed by a consortium composed of multiple companies and universities throughout Europe. The project addresses emerging medical applications and technologies that offer significant new opportunities for patients as well as for industry including: bioelectronic medicines, organ-on-chip, drug adherence monitoring, smart ultrasound, radiation free interventions and continuous monitoring. The new technologies will help fighting the increasing cost of healthcare by reducing the need for hospitalisation, helping to develop personalized therapies, and realising intelligent point-of-care diagnostic tools [1].

Introduced in the project is a demonstrator for a implantable Ultra High Frequency (UHF) neural stimulator powered by an ultrasonic link whose architecture is illustrated in Figure 1.1. In the scope of M4M, this work focuses on the design of the Single Input Multiple Output (SIMO) DC to DC power converter (DCDC) converter which supplies the output stage with the multiple voltage rails required for efficient stimulation. This thesis’ work was developed in cooperation with SiliconGate Lda, one partner of the M4M consortium responsible for the development of the SIMO DCDC converter.

![Figure 1.1: Block diagram of the UHF neural stimulator](image)

The SIMO DCDC in Figure 1.1 is required to generate voltages both above and below the input voltage of 4.5 V with maximum total power in the order of 100 mW for outputs between 1.5 V and 9 V. Since up-conversion is required, Low Dropout Output regulator (LDO) regulators cannot be used. Inductive converters also face some challenges in this application. Being the application implantable, it must be designed to handle being inside Magnetic Resonance Imaging (MRI) machines which use radio frequency and magnetic fields that would interfere with any magnetic core inductor used, such that much bigger air core inductors would be needed. Switched Capacitor Converters (SCCs) turn out to be ideal for this type of applications due to the possibility of full integration in the silicon chip, that results in a small total area, absence of magnetic components and high efficiency. This Multiple Output Switched

---

1Figure drawn by Konstantina Kolovou Kouri (who is also part of the M4M project), reproduced with the author’s permission
Capacitor Converter (MOSCC) topology must be chosen correctly and its components correctly sized to obtain a small occupied area and high efficiency while meeting the specifications. There is a lack of literature available about the subject of sizing MOSCCs and, to the best knowledge of the author, no method as been proposed that can be directly applied to solving this problem.

1.2 Objectives

In the scope of this master thesis, a method for optimally sizing the components of a MOSCC is to be developed. The method is then used to aid in the development of a MOSCC solution for the specific application of a UHF neural stimulator implant. The specifications for the MOSCC were provided by the partners of Silicongate in the M4M project and are listed in Table 1.1.

<table>
<thead>
<tr>
<th>Spec</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in}$ min:</td>
<td>4.5 V, typ: 4.6 V, max: 4.7 V</td>
</tr>
<tr>
<td>Ideal $V_{out}$ ratios</td>
<td>1/3, 2/3, 4/3, 5/3, 6/3</td>
</tr>
<tr>
<td>Ideal $V_{out} @ V_{in} = 4.5 V$</td>
<td>1.5 V, 3.0 V, 6.0 V, 7.5 V, 9.0 V</td>
</tr>
<tr>
<td>$I_{out,max}$</td>
<td>4 mA per output</td>
</tr>
<tr>
<td>$\Delta V_{out,max}$</td>
<td>5% of $V_{out} @ 4.5 V$</td>
</tr>
<tr>
<td>$V_{out,PP,max}$</td>
<td>2% of $V_{out} @ 4.5 V$</td>
</tr>
<tr>
<td>Fabrication Technology</td>
<td>TSMC 0.18um BCD GenII</td>
</tr>
<tr>
<td>Integration</td>
<td>Fully integrated (no external capacitors)</td>
</tr>
</tbody>
</table>

1.3 Thesis outline

Chapter 2 presents the modeling and analysis of SCC and its extension to MOSCC including the modeling of losses in the converter. Chapter 3 presents the proposed method for optimization of the component sizing of a MOSCC to meet a given specification. Chapter 4 presents the design choices for the M4M application making use of the previously proposed method to size several topologies and evaluate their performance to aid in the choice of the most advantageous solution. Chapter 5 presents the simulation results for the implemented SCC and their correlation to the theoretical analysis. Chapter 6 presents the conclusions and points at possible future improvements.
2

SCC modeling and analysis

Contents

2.1 SCC model .................................................. 6
2.2 SCC output resistance analysis .......................... 7
2.3 MOSCC model .............................................. 9
2.4 MOSCC output resistance analysis ..................... 11
2.5 SCC components analysis ................................ 13
2.6 Losses model ............................................... 15
2.7 SCC stages .................................................. 16
Extensive research has been published on the analysis and design of SCC in [2–7] to name a few. However, most published research on the topic focuses in Single Output Switched Capacitor Converter (SOSCC) converters with only a very small amount of research found on MOSCC. This chapter presents an approach to the analysis of SOSCC and its extension to MOSCC.

2.1 SCC model

SCC are composed of capacitors whose connections change according to the phase, being redefined by switches. By alternating cyclically between the different phases, voltage conversion ratios are realized between an input voltage and an output. Figure 2.1(a) shows an example two phase SCC using a Dickson topology [8] that multiplies the input voltage by 1/3. In phase $\Phi_1$ switches $S_1, S_3, S_5$ and $S_6$ are turned-on resulting in the capacitor connections in Figure 2.1(b), while in phase $\Phi_2$ switches $S_2, S_4$ and $S_7$ are turned-on resulting in the capacitor connections in Figure 2.1(c). When the converter is unloaded, $C_1$ is charged to $2/3V_{in}$ while $C_2$ is charged to $1/3V_{in}$. An output capacitor is required but omitted.

![Diagrams showing example SCC topology and capacitor connections during phases $\Phi_1$ and $\Phi_2$.]

The most common equivalent circuit for a SCC [2, 9, 10] is an ideal DC transformer with voltage gain $A$ and an output resistance $Z_{out}$ as presented in Figure 2.2.

![Diagram showing the equivalent circuit of a SCC.]

The output resistance models the converter losses that depend on load current, which include charge
redistribution losses [11] between the capacitors and input voltage source, and resistance in capacitor charge/discharge loops. The output resistance is of central importance for the sizing of a SCC and, therefore, it will be analysed in detail in the next section.

2.2 SCC output resistance analysis

The output resistance will be analysed using the methods in [7] as it generates simple expressions that make component sizing optimization more practical and is expandable to MOSCC as will be seen in section 2.3. The converter is assumed to be loaded with a current source in parallel with a voltage source (zero output ripple) and analysed in two asymptotic limits the Slow Switching Limit (SSL) and the Fast Switching Limit (FSL). In SSL it is considered that full charge transfer occurs (zero parasitic resistances or zero switching frequency) so that losses are only due to charge redistribution in the capacitors, while in FSL the capacitor voltage is constant (infinite switching frequency) and losses are only due to switch resistance. An output resistance is derived for each regime $R_{SSL}$ and $R_{FSL}$ and combined using the following approximation [7]:

$$R_{out} \approx \sqrt{R^2_{SSL} + R^2_{FSL}} \quad (2.1)$$

To calculate the $R_{SSL}$ and $R_{FSL}$ a set of charge multipliers are derived for the topology in study. Each charge multiplier $a_{c,i,j}$ is defined as the ratio between the charge $q_{c,i,j}$ flowing into capacitor $i$ during switching phase $j$ and the output charge during the switching period $q_{out}$. The charge multipliers can be obtained by inspection of the topology in each of the switching phases by applying Kirchoff’s Current Law (KCL) and noting that the sum of capacitor charge flows during a switching period must be zero in steady state operation. Similarly, for switches, each $a_{r,i,j}$ is defined as the ratio between the charge $q_{r,i,j}$ flowing into switch $i$ during switching phase $j$ and the output charge $q_{out}$ during the switching period.

For a two phase SCC the capacitor charge multipliers are symmetric between the two phases so $a_{c,i}$ is defined as $a_{c,i} = a_{c,i,1} = -a_{c,i,2}$, grouped in the vector $a_{c}$:

$$a_{c} = [q_{c,1} \ldots q_{c,n}]^T/q_{out} \quad (2.2)$$

while the switch charge multipliers $a_{r,i}$ are defined to be equal to the charge multiplier of the phase in which they are turned ON and grouped in the vector $a_{r}$:

$$a_{r} = [q_{r,1} \ldots q_{r,n}]^T/q_{out} \quad (2.3)$$

7
For the example, topology in Figure 2.1 these vectors are the following:

\[ a_c = \begin{bmatrix} \frac{1}{3} \\ -\frac{1}{3} \end{bmatrix}^T \]  
(2.4)

\[ a_r = \begin{bmatrix} \frac{1}{3} & \frac{1}{3} & -\frac{1}{3} & \frac{1}{3} & -\frac{1}{3} & \frac{1}{3} \end{bmatrix}^T \]  
(2.5)

### 2.2.1 Slow Switching Limit Impedance

In SSL the energy loss and output resistance are attributed solely to capacitor charge redistribution. The energy loss in SSL regime \( E_{SSL} \) in each switching period is given by [9]

\[ E_{SSL} = \sum_{i \in caps} q_{c,i} \Delta v_{c,i} \]  
(2.6)

where \( caps \) is the set of capacitors that compose the SCC, \( q_{c,i} = a_{c,i}q_{out} \) and \( \Delta v_i \) is capacitor \( i \) ripple computed from

\[ \Delta v_{c,i} = q_{c,i} / C_i \]  
(2.7)

where \( C_i \) is the capacitance of capacitor \( i \). By dividing by \( q_{out}^2 \) yields:

\[ E_{SSL} = q_{out}^2 \sum_{i \in caps} \left( \frac{q_{c,i}}{q_{out}} \right)^2 \frac{1}{C_i} \]  
(2.8)

Noting that \( q_{c,i}/q_{out} = a_{c,i} \), multiplying by the switching frequency \( f_{sw} \) and substituting \( q_{out}f_{sw} = i_{out} \) yields the total average power loss in SSL \( P_{SSL} \):

\[ P_{SSL} = i_{out}^2 \sum_{i \in caps} \frac{a_{c,i}^2}{C_i f_{sw}} \]  
(2.9)

Since the power loss is proportional to the output current squared the SSL output resistance \( R_{SSL} \) is given by:

\[ R_{SSL} = \sum_{i \in caps} \frac{a_{c,i}^2}{C_i f_{sw}} \]  
(2.10)

### 2.2.2 Fast Switching Limit Impedance

In FSL the capacitor ripple is zero and the current passing through a switch when it is ON is constant. In this case all energy losses are attributed to the switch resistance. The average current in each switch during the time it is ON is given by the charge flow through the switch \( q_{r,i} \) divided by the time it is ON
which is the product of the switching period $1/f_{sw}$ by the switch duty cycle $D$:

$$i_{r,i} = q_{r,i}f_{sw}/D \tag{2.11}$$

Substituting $q_{r,i} = a_{r,i}q_{out}$ and $q_{out} = i_{out}/f_{sw}$ into 2.11 yields

$$i_{r,i} = a_{r,i}i_{out}/D \tag{2.12}$$

Computing the instantaneous power loss in each switch and multiplying by the duty cycle yields the total power loss in FSL $P_{FSL}$.

$$P_{FSL} = \sum_{i \in \text{sws}} DR_i(a_{r,i}i_{out}/D)^2 \tag{2.13}$$

where $\text{sws}$ is the set of switches that compose the SCC, $R_i$ is switch $i$ on-state resistance. Simplifying the expression and substituting the switch resistance by the inverse of its conductance $G_i$ yields

$$P_{FSL} = i_{out}^2 \sum_{i \in \text{sws}} \frac{a_{r,i}^2}{G_i D} \tag{2.14}$$

Since $P_{FSL}$ is proportional to the output current squared the FSL output resistance is given by

$$R_{FSL} = \sum_{i \in \text{sws}} \frac{a_{r,i}^2}{G_i D} \tag{2.15}$$

### 2.3 MOSCC model

In a system where multiple output voltages are required, the traditional approach is to design an independent converter for each output. If the required output voltages are close, and load requirements on each output are similar, then a single converter can be designed and reused for each output. Nevertheless in systems requiring widely different output voltages, possibly including both step-up and step-down conversion, and/or widely different load currents, different converters much be designed for each output. This approach is not only impractical due to the number of different designs but it also introduces area overheads and power overheads that can hinder the total system power density and efficiency.

As analysed by [12], a SCC can be made to provide multiple output voltages without increasing the component count, providing gains in terms of circuit and design simplicity and achieving more compact and possibly more efficient solutions. Two methods can be employed to generate multiple output voltages, the first one consists of connecting internal nodes to outputs and the second one consists of adding switching phases. Both methods can be combined with the maximum number $m$ of outputs given
where \( n \) is the number of capacitors and \( s \) is the number of switching phases. As stated previously, this work focuses on 2 phase SCC. Therefore the maximum number of outputs becomes equal to the number of capacitors \( n = m \). An example topology with multiple outputs is shown in Figure 2.3. The topology is based on the single output example topology in Figure 2.1 but an extra switch allows an internal node to be connected to a second output with an ideal conversion ratio of 2/3. Each of the outputs requires an output capacitor (omitted from the figure) to control output voltage ripple.

![Figure 2.3: Example SCC topology (Dickson) with two outputs with ideal ratios 1/3 and 2/3. DC output capacitors omitted.](image)

Since, in a MOSCC, each capacitor and switch can be used in the charge transfer to multiple outputs a MOSCC presents coupling between the various outputs that manifest as a voltage drop (or rise) in one of the outputs when another output is loaded. Given this coupling, the simple output resistance model cannot be used with MOSCC. A transimpedance model is proposed by [10] which models the coupling between outputs using a transimpedance matrix \( Z \) (2.17). This matrix is symmetric and has size \([m \times m]\), being \( m \) the number of outputs considered. Each entry \( z_{xy} \) relates the voltage drop in output \( x \) with the current drawn by output \( y \). Each diagonal element \( z_{xx} \) is the output impedance of output \( x \) as defined for a single output SCC. The model of a single output is drawn in Figure 2.4, showing that each output is still modeled with a transformer with the gain for that output, while the output impedance is substituted by a transimpedance taking into account the currents on all outputs.

\[
Z = \begin{bmatrix}
  z_{11} & z_{21} & \cdots & z_{1m} \\
  z_{21} & z_{22} & \cdots & z_{2m} \\
  \vdots & \vdots & \ddots & \vdots \\
  z_{m1} & z_{m2} & \cdots & z_{mm}
\end{bmatrix} \quad [\Omega]  
\] (2.17)
2.4 MOSCC output resistance analysis

The voltage drop on each output $\Delta V_{\text{out}}$ and the total power loss due to output impedance $P_{\text{Rout}}$ is given, respectively, by (2.18) and (2.19) where $i_o$ is the output currents vector.

\[
\Delta V_{\text{out}} = Z_i i_{\text{out}}
\] (2.18)

\[
P_{\text{Rout}} = \Delta V_{\text{out}} i_{\text{out}} = \sum_{j=1}^{m} \sum_{i=1}^{m} z_{ij} i_{\text{out},i} i_{\text{out},j}
\] (2.19)

Since capacitors and switches are shared between multiple outputs, the charge transferred through each element, each cycle, is also dependent of the charge transferred to each output.

2.4.1 Slow switching limit impedance

The charge, $q_{c,i}$, transferred by the $i^{th}$ capacitor, in each phase, is then given by a linear combination of the output charges $q_{\text{out},k} = i_{\text{out},k}/f_{\text{sw}}$:

\[
q_{c,i} = \sum_{k\in\text{outs}} b_{c,ik} q_{\text{out},k}
\] (2.20)

where $\text{outs}$ is the set of outputs of the SCC and the charge multiplier $b_{c,ik}$ is the coefficient relating the charge transferred through the $i^{th}$ capacitor with the charge transferred to the $k^{th}$ output. This coefficients can be calculated similarly to the single output case charge multipliers by applying KCL, solving for each $q_{c,i}$ and letting all $q_{\text{out},k}$ as unknowns. The charge multipliers $b_c$ for the example topology in Figure 2.3 are:

\[
B_c = \begin{bmatrix}
\frac{1}{3} & \frac{2}{3} \\
\frac{2}{3} & \frac{1}{3}
\end{bmatrix}
\] (2.21)

Similarly to the single output case the energy loss in each switching period by charge redistribution $E_{\text{SSL}}$ is obtained by substituting (2.7) into (2.6):

\[
E_{\text{SSL}} = \sum_{i\in\text{caps}} \frac{q_{c,i}^2}{C_i}
\] (2.22)
Substituting $q_{c,i}$ by (2.20) and multiplying by $f_{sw}$ yields

$$P_{SSL} = \sum_{i \in caps} \left[ \left( \sum_{k \in outs} b_{c,ik} i_{out,k} \right)^2 / (f_{sw} C_i) \right]$$

(2.23)

Expanding the square and rearranging the sums leads to

$$P_{SSL} = \sum_{l \in outs} \sum_{k \in outs} \left[ \left( \sum_{i \in caps} b_{c,ik} b_{c,il} \right) i_{out,k} i_{out,l} \right]$$

(2.24)

Similarly to (2.19) $P_{SSL}$ is also given by

$$P_{SSL} = \sum_{j \in outs} \sum_{i \in outs} z_{SSL,ij} i_{out,i} i_{out,j}$$

(2.25)

where $z_{SSL,xy}$ is an element of the matrix $Z_{SSL}$ defined analogously to $Z$ (2.17). The transimpedance matrix elements in (2.25) can be directly matched to the charge flow multipliers in (2.24) as

$$z_{SSL,kl} = \sum_{i \in caps} b_{c,ik} b_{c,il} / f_{sw} C_i$$

(2.26)

### 2.4.2 Fast switching limit impedance

Analogously to the capacitors, each switch transferred charge is also dependent on output currents as

$$q_{r,i} = \sum_{k \in outs} b_{r,ik} q_{out,k}$$

(2.27)

where the charge multiplier $b_{r,ik}$ is the coefficient relating the charge transferred through the $i^{th}$ switch with the charge transferred to the $k^{th}$ output. The charge multipliers $b_r$ for the example topology in Figure 2.3 are:

$$B_r = \begin{bmatrix}
1 & -1 & -1 & -1 \\
-1 & 3 & 2 & 0 \\
-1 & 2 & 3 & -1 \\
-1 & 0 & -1 & 3
\end{bmatrix}$$

(2.28)

The FSL loss $P_{FSL}$ dependence on the switch charge multipliers is given by

$$P_{FSL} = \sum_{l \in outs} \sum_{k \in outs} \left[ \left( \sum_{i \in sus} b_{r,ik} b_{r,il} / DG_i \right) i_{out,k} i_{out,l} \right]$$

(2.29)
\(P_{FSL}\) is also given by

\[
P_{FSL} = \sum_{j \in \text{outs}} \sum_{i \in \text{outs}} z_{FSL,ij} i \text{out}, j \text{out} \quad (2.30)
\]

where \(z_{FSL,xy}\) is an element of the matrix \(Z_{FSL}\) defined analogously to \(Z\). The transimpedance matrix elements in (2.30) can be directly matched to the charge flow multipliers in (2.29) as

\[
z_{FSL,kl} = \sum_{i \in \text{sws}} \frac{b_{r,ik} b_{r,il}}{D G_i} \quad (2.31)
\]

Following [10], the total transimpedance matrix elements can be calculated as

\[
z_{kl} = \sqrt{z_{SSL,kl}^2 + z_{FSL,kl}^2} \quad (2.32)
\]

from which follows

\[
P_{\text{r} \text{out}} = \sum_{j \in \text{outs}} \sum_{i \in \text{outs}} z_{ij} i \text{out}, j \text{out} \quad (2.33)
\]

and

\[
P_{\text{r} \text{out}} = \sqrt{P_{SSL}^2 + P_{FSL}^2} \quad (2.34)
\]

### 2.5 SCC components analysis

The practical performance of any SCC is largely dependent on the performance of the components used to implement the circuit, therefore it is crucial to model and to access the performance of these devices and their influence in the overall converter performance.

Apart from the useful capacitance they provide, the real capacitors used in SCC, and their interconnects, present parasitic capacitances to other nodes. This capacitances are usually referred to a ground node and can be lumped in each capacitor bottom and top plate [6], as pictured in Figure 2.5. \(\alpha C\) and \(\beta C\) are, respectively, the bottom plate parasitic capacitance and the top plate parasitic capacitance. In designs with external flying capacitors, the parasitics are mostly caused by the interconnects to the capacitors (internal traces, wire bonds, package leads and PCB traces) and their proximity to other nets with different potentials. In fully integrated designs the parasitics are mostly caused by the actual capacitor plates proximity to the substrate, usually tied to the ground net. Real switches present a non-zero resistance when turned-on and require a given energy to be turned-on.

The performance of capacitors and switches can be evaluated using a range of metrics relating their value with their cost of implementation. [7] defines metrics adequate to describe very generally devices independent of technology and by assuming that all devices are predictably scalable with voltage rating. Capacitors are described using areal energy density and switches are described using their
power handling capacity per area and per capacitive switching loss.

The assumption of predictable scalability with voltage rating is often not applicable due to technology limitations. This is specially true for integrated devices which are offered by each fabrication technology with quite different physical implementations to achieve different voltage ratings. In this work, the value of capacitors is its capacitance while the value of switches is their conductance in the on-state. Two costs are considered, area and losses, resulting in two metrics for each kind of device. $m_{Ca}$ and $m_{Cl}$ for capacitor and $m_{Sa}$ and $m_{Sl}$ for switches. $m_{Ca}$ is the capacitor areal capacitance density given by

$$m_{Ca,i} = \frac{C_i}{A_i} \quad (2.35)$$

where $C_i$ is the main capacitance and $A_i$ is the occupied layout area. $m_{Cl}$ is the ratio of main capacitance with total parasitic capacitance defined by

$$m_{Cl,i} = \frac{C_i}{\alpha_i C_i + \beta_i C_i} = \frac{1}{\alpha_i + \beta_i} \quad (2.36)$$

where $\alpha_i$ and $\beta_i$ are, respectively, the ratio between bottom and top plate parasitic capacitances to the main capacitance (see Figure 2.5). $m_{Sa}$ is the switch conductance per area defined by

$$m_{Sa,i} = \frac{G_i}{A_i} \quad (2.37)$$

where $G_i$ is the switch conductance or the inverse of the switch resistance $R_i$ and $A_i$ is the switch area. $m_{Sl}$ is the ratio of switch conductance to energy required to drive the switch

$$m_{Sl,i} = \frac{G_i}{E_{drv,i}} \quad (2.38)$$

where $E_{drv,i}$ is the energy required to drive the switch a single switching cycle. These metrics are more adequate to describe the performance of specific technology devices, for specific voltage levels, but cannot be extrapolated for other voltage ratings. In fact, for a specific technology, the performance and cost of each device has be evaluated individually.
2.6 Losses model

Losses derived from charge redistribution and switch resistance are lumped in the output impedance/transimpedance of the converter and have been analysed in section 2.4. SCCs present additional losses due to parasitics in capacitors, switches and interconnects which represent a significant part of the total losses, specially, in fully integrated implementations.

2.6.1 Capacitor parasitic losses

Since the flying capacitors terminals are switched between two different potentials during the switching cycle the parasitic capacitances get charged and discharged in a lossy way. The energy wasted in a cycle by the parasitic capacitances of the $i^{th}$ is given by [7]:

$$E_{cpar,i} = (\alpha_i + \beta_i)C_i (v_{cb,i})^2$$  \hspace{1cm} (2.39)

where $\alpha_i$ and $\beta_i$ are the bottom and top plate capacitor parasitic fractions and $v_{cb,i}$ is the magnitude of the voltage swing in the capacitor bottom plate (or top plate), which depends on the placement of the capacitor in the topology and the input voltage. $E_{cpar}$ can also be calculated using the capacitor’s loss metric defined previously in (2.36):

$$E_{cpar,i} = \frac{C_i (v_{cb,i})^2}{m_{Cl,i}}$$  \hspace{1cm} (2.40)

The total power wasted in the parasitic capacitors $P_{cpar}$ can then be calculated by summing the losses on all capacitors and multiplying by $f_{sw}$:

$$P_{cpar} = f_{sw} \sum_{i \in caps} \frac{C_i (v_{cb,i})^2}{m_{Cl,i}}$$  \hspace{1cm} (2.41)

Although each capacitor voltage swing is dependent on output loading and, to a lesser extent, on $\alpha$ and $\beta$ of each of the converter capacitors [6], those effects are disregarded. The model may then present deviations when the SCC is operated with high output voltage drop or capacitors with very high parasitics.

2.6.2 Switch driving losses

The only losses considered in the switches are a consequence of the power necessary to drive them $P_{sdve}$. In the case of a switch implemented with a Metal Oxide Semiconductor Field Effect Transistor (MOSFET), which accounts for most practical applications, these losses are the power dissipated in charging and discharging the gate capacitance. The losses caused by the switches on-state resistance
are already accounted for in the output resistance losses $P_{\text{rout}}$. The driving losses in a MOSFET switch scales linearly with the required switch conductance. Since gate drive voltage influences the MOSFET conductance and drive losses simultaneously and in a non-linear way, the energy required to drive the MOSFET $E_{\text{sdv,ref}}$ can instead be measured for a given transistor size and drive voltage and then scaled to meet the required switch conductance $G_i$ yielding

$$E_{\text{sdv},i} = E_{\text{sdv,ref}} \times \left( \frac{G_i}{G_{\text{ref}}} \right)$$

(2.42)

Using the switch loss metric defined previously in (2.38), $E_{\text{sdv},i}$ can be calculated as

$$E_{\text{sdv},i} = \frac{G_i}{m_{\text{st},i}}$$

(2.43)

Multiplying $E_{\text{sdv},i}$ by the switching frequency $f_{\text{sw}}$ and summing over all switches yields the total power dissipated driving the switches $P_{\text{drv}}$:

$$P_{\text{drv}} = f_{\text{sw}} \sum_{i \in \text{sws}} G_i \frac{m_{\text{st},i}}{m_{\text{st},i}}$$

(2.44)

### 2.6.3 Other losses

In practice there are other losses in a system due to the resistivity of interconnects, static and dynamic consumption of auxiliary circuits, leakage, etc. Yet, these are not considered since some of them are constant, independent of the SCC topology, and others are too complex to model, being relatively small and providing little use in numeric modeling and analysis of different SCC topologies.

### 2.6.4 Total losses and efficiency

The total SCC losses is given by

$$P_{\text{loss}} = P_{\text{rout}} + P_{\text{cpar}} + P_{\text{drv}}$$

(2.45)

where $P_{\text{rout}}$, $P_{\text{cpar}}$ and $P_{\text{drv}}$ are given by (2.34), (2.41) and (2.44), respectively.

The total converter efficiency is then given by

$$\eta = \frac{P_{\text{out}}}{P_{\text{in}}} = \frac{P_{\text{out}}}{P_{\text{out}} + P_{\text{loss}}} = \frac{\sum_{k \in \text{outs}} V_{\text{out},k} I_{\text{out},k}}{\sum_{k \in \text{outs}} V_{\text{out},k} I_{\text{out},k} + P_{\text{loss}}}$$

(2.46)

### 2.7 SCC stages

To streamline the analysis and design of two phase SCC it is common to construct topologies based on stages of similar composition [6, 13, 14]. Figure 2.6 shows the composition of one such stage with

16
one capacitor and four switches that allow switching each of the capacitor’s terminals to two different voltages. On clock phase $\Phi_1$ switches S2 and S4 are driven ON, connecting the capacitor between $V_{\text{high}}$ and $V_{\text{step}}$, while on clock phase $\Phi_2$ S1 and S3 are driven ON, connecting the capacitor between $V_{\text{ref}}$ and $V_{\text{low}}$. Although this stage configuration allows the capacitor terminals to be connected to any two node voltages on a circuit, thus allowing any two phase topology to be realized, it may result in redundant switches when implementing some SCC topologies.

![Figure 2.6: Single SCC stage.](image)

Considering an unloaded converter, the capacitor voltage is constant in the two phases such that

$$V_{\text{high}} - V_{\text{step}} = V_{\text{low}} - V_{\text{ref}}$$

(2.47)

Defining $V_\Delta = V_{\text{step}} - V_{\text{ref}}$ then $V_{\text{high}}$ is given by

$$V_{\text{high}} = V_{\text{low}} + (V_\Delta)$$

(2.48)

In terms of voltage ratings the capacitor in each stage must handle a voltage of $V_C = V_{\text{low}} - V_{\text{ref}}$ while all four switches must be rated to handle $V_\Delta$.

Since the switches are in series with the capacitor in the phase they are turned-on the four switches have charge multipliers $b_{s,ik}$ equal to the capacitor charge multipliers $b_{c,ik}$. This allows the definition of a set of stage’s charge multipliers $b_{st,ik}$ as equal to $b_{c,ik}$.

This stages can be used to describe both step-up conversion if $V_{\text{low}}$ is the input or step-down conversion if $V_{\text{high}}$ is the input. Figure 2.7 shows an example converter that provides 3 outputs using 3 stages. Stages 1 and 2 perform down-conversion with $V_\Delta = V_{\text{in}} - 0 = 1/3 V_{\text{in}}$, resulting in outputs with voltages $2/3V_{\text{in}}$ and $1/3V_{\text{in}}$. Stage 3 performs up-conversion with $V_\Delta = V_{\text{in}} - 0 = V_{\text{in}}$, resulting in a doubler output $2V_{\text{in}}$.

The charge multipliers for this stages are

$$B_{st} = \begin{bmatrix} \frac{1}{3} & \frac{2}{3} & 0 \\ -\frac{1}{3} & \frac{2}{3} & 0 \\ 0 & 0 & 1 \end{bmatrix}$$

(2.49)

where it can be noted that stages ST1 and ST2 present null charge multipliers $b_{st,13}$ and $b_{st,23}$, that will result in the elements $z_{13}, z_{31}, z_{21}$ and $z_{32}$ of the transimpedance matrix being also null. This causes
Figure 2.7: 3 stages connected to produce 3 outputs $V_{o1}$, $V_{o2}$, and $V_{o3}$ with nominal outputs $1/3V_{in}$, $2/3V_{in}$, and $2V_{in}$, respectively. Each output must have its own decoupling capacitor (not represented).

outputs $V_{o1}$ and $V_{o2}$ to be independent from output $V_{o3}$, such that loading the output $V_{o3}$ causes no voltage drop on outputs $V_{o1}$ and $V_{o2}$ and loading outputs $V_{o1}$ and $V_{o2}$ causes no voltage drop on output $V_{o3}$. 
3 MOSCC sizing method

Contents

3.1 Proposed methodology ........................................... 20
3.2 Stage conductance distributions generation .................. 21
3.3 Total conductance sizing ........................................... 21
3.4 Intra stage optimization .......................................... 22
3.5 Choosing the final sizing solution .................. 27
3.6 Limitations .................................................. 28
The naive approach to sizing of the SCC is to size every stage with the same capacitance and switch conductance. Depending on the topology, technology and load distribution between the various outputs, this sizing might result in very poor performance. A method is proposed by [7] to optimize capacitor and switch relative sizing based on the device's charge multiplier and performance metrics which results in highly optimized component sizing on single output charge pumps. This method cannot be used with multiple output converters since the charge multipliers are dependent on output current distribution. A similar method is applied by [10] to multiple output converters by considering a single operating point for which the circuit is to be optimized and calculating the charge multipliers for that specific case. Still this method fails to ensure that the voltage drop on each output is lower than a specification in the entire load distribution range and it does not take into account the device performance metrics which might result in a low performance solution if, for example, capacitor technologies with widely different performance are used in different stages.

In the following sections a method is presented to optimally size the capacitors and switches of a MOSCC topology to adhere to a given specification with the objective of minimizing the implementation costs of the SCC, area and power losses.

### 3.1 Proposed methodology

The proposed method consists on the following steps:

1. Generate a set of stage conductance distributions.

2. For each conductance distribution:
   
   (a) Find the total conductance required to keep all outputs above the maximum voltage drop at maximum load.

   (b) Optimize the distribution of $Z_{st,SSL}$ and $Z_{st,FSL}$ within each stage to minimize the cost each stage.

   (c) Calculate the total solution cost taking into account total area and losses.

3. Choose the conductance distribution with the lowest cost as the optimal solution.

The optimal stage conductance is found by evaluating a set of solutions in a search space and choosing the best solution. This is necessary due to the extra constraints caused by the maximum voltage drop specifications for each output which do not allow a general expression to be found for the optimal stage conductance.

This algorithm was implemented in a Python program that takes as inputs the topology characteristics (charge multipliers), the technology device characteristics (device performance metrics) and, the
application specifications and outputs the optimized topology sizing and its performance. The Python code listings are presented in Appendix A.

The following sections will present the above mentioned steps.

3.2 Stage conductance distributions generation

The search space is created by generating all permutations (with repetition) of integers from 1 to \( \text{res} \) (the resolution of the sizing), normalizing each number by dividing by the total such that they sum to 1 and assigning the normalized values \( h_i \) to each of the topology stages. The conductance of each stage is given as

\[
G_{st,i} = h_i G_{st,tot}
\]

where \( G_{st,tot} \) is the sum of all stages conductance and needs to be calculated to meet the voltage drop specification on each of the outputs.

On a SCC with \( n \) stages the search space is composed of \( \text{res}^n \) solutions (conductance distributions). Increasing the sizing resolution may provide better optimized solutions but may increase the search space considerably to the point it may become impractical.

3.3 Total conductance sizing

Assuming a given stage conductance distribution, the required \( G_{st,tot} \) needs to be found. Given the load distribution, maximum drop specification, and the coupling between outputs, there may be outputs that require a small stage conductance to achieve a voltage drop below the spec while other outputs may require higher conductance to meet spec. The circuit must be sized such that all outputs are within spec and, therefore, the output that requires higher total conductance must be found.

Multiplying the transimpedance matrix elements by \( G_{st,tot} \) yields a matrix \( \zeta \) with elements given by

\[
\zeta_{kl} = z_{kl} G_{st,tot} = \sum_{i \in \text{stages}} b_{st,ik} b_{st,il} h_i
\]

\( \zeta_{st} \) describes how \( Z \) scales with \( G_{st,tot} \) for a given stage conductance distribution \( h \). Expanding (2.18) and substituting (3.2):

\[
\Delta V_{out,k} = \sum_{l \in \text{outs}} z_{kl} i_{out,l} = \frac{1}{G_{st,tot}} \sum_{l \in \text{outs}} \zeta_{kl} i_{out,l}
\]

The total conductance required for each output to meet the maximum voltage drop specification with
full load on every output can be obtained from (3.4).

\[ G_{st,req,k} = \sum_{l \in outs} \left( \frac{\zeta_{kl}i_{out,max,l}}{\Delta V_{out,max,l}} \right) \]  

(3.4)

Since all outputs must meet the specification at the same time the higher \( G_{st,req,k} \) is taken as \( G_{st,tot} \):

\[ G_{st,tot} = \max_{k \in outs} \{ G_{st,req,k} \} \]  

(3.5)

To ensure that the maximum drop in a given output is obtained for the maximum loading on every output all elements of the matrix \( Z \) (or \( \zeta \)) must be positive. This way, an increase in current in a given output always causes a voltage drop on other outputs, never a rise. Any conductance distributions that generate negative transimpedance elements are discarded.

### 3.4 Intra stage optimization

With the total conductance already calculated, the conductance of each stage can be calculated using (3.1) and each stage can be optimized by itself to achieve the required stage conductance, while optimizing area and power losses. The SSL, FSL and total output resistance of each stage (considering the charge multipliers are unitary) are given by equations (3.6) to (3.8).

\[ Z_{st,SSL} = \frac{1}{f_{sw}C_1} \]  

(3.6)

\[ Z_{st,FSL} = \sum_{i=1}^{4} \frac{1}{DG_i} \]  

(3.7)

\[ Z_{st,tot} = \sqrt{Z_{st,SSL}^2 + Z_{st,FSL}^2} \]  

(3.8)

#### 3.4.1 Capacitor sizing to meet \( Z_{st,SSL} \)

Since each stage has only one capacitor, the capacitance required to achieve a given SSL output resistance is directly given by (3.9).

\[ C_1 = \frac{1}{f_{sw}Z_{st,SSL}} \]  

(3.9)

#### 3.4.2 Switch sizing to meet \( Z_{st,FSL} \)

These stages are often implemented with different MOSFETs for each switch, commonly 2 NMOS and 2 PMOS of the smallest voltage rating above the \( V_\Delta \) of the stage, but possibly even devices of different
voltage ratings are used due to startup considerations, for example. The relative sizing of this switches within each stage can then be optimized based on their differing performance metrics using the method on [9]. The optimization is performed to minimize a cost, either switch area or driving losses depending on which parameter is more important in the design power density or efficiency. The cost considered is the switch driving losses as it is the most relevant for fully integrated designs or semi-integrated designs aiming for maximum efficiency, yet the same method can easily be applied to other metrics. The total switch driving energy is obtained by dividing each switch conductance $G_i$ by its loss metric $m_{Sl,i}$ and summing (3.10).

$$E_{tot} = \sum_{i=1}^{4} \frac{G_i}{m_{Sl,i}}$$ \hspace{1cm} (3.10)

The result of the optimization yields the optimized switch conductance (3.11) and the resulting optimized FSL output resistance (3.12).

$$G_i = \sqrt{m_{Sl,i}} \frac{E_{tot}}{\sum_{k \in suc} \frac{1}{\sqrt{m_{Sl,k}}}}$$ \hspace{1cm} (3.11)

$$Z_{st,FSL} = \frac{1}{DE_{tot}} \left( \sum_{i=1}^{4} \frac{1}{\sqrt{m_{Sl,i}}} \right)^2$$ \hspace{1cm} (3.12)

Combining (3.11) and (3.12) yields each switch conductance related to the stage FSL output resistance (3.13).

$$G_i = \frac{\sqrt{m_{Sl,i}}}{DZ_{st,FSL}} \left( \sum_{k=1}^{4} \frac{1}{\sqrt{m_{Sl,k}}} \right)$$ \hspace{1cm} (3.13)

### 3.4.3 Optimization of $Z_{st,SSL}$ and $Z_{st,FSL}$ distribution

Both $Z_{st,SSL}$ and $Z_{st,FSL}$ contribute to the total output impedance $Z_{st,tot}$ according to the relationship (3.8). The same $Z_{st,tot}$ can then be obtained using different distributions of $Z_{st,SSL}$ and $Z_{st,FSL}$ which results in different capacitor and switch sizes according to equations (3.9) and (3.13), respectively. Combining (2.35) and (3.9) yields the stage’s capacitor area and its relationship to $Z_{st,SSL}$ given by (3.14), where $K_{Acap}$ is given by (3.15).

$$A_{cap} = \frac{C_1}{m_{Ca,1}} = \frac{1}{Z_{st,SSL}} \frac{1}{f_{sw}m_{Ca,1}} = \frac{K_{Acap}}{Z_{st,SSL}}$$ \hspace{1cm} (3.14)

$$K_{Acap} = \frac{1}{f_{sw}m_{Ca,1}}$$ \hspace{1cm} (3.15)

Combining (2.41) and (3.9) and noting the stage’s $V_\Delta$ is equal to the the capacitor’s terminal voltage
swing \( v_{ch,i} \) yields the stage’s capacitor losses and its relationship to \( Z_{st,SSL} \) given by (3.16), where \( K_{Pcpar} \) is given by (3.17).

\[
P_{cpar} = \frac{C_1 V_A^2 f_{sw}}{mCl_{i,1}} = \frac{1}{Z_{st,SSL} mCl_{i,1}} \frac{V_A^2}{Z_{st,SSL}} = K_{Pcpar}
\]

(3.16)

\[
K_{Pcpar} = \frac{V_A^2}{mCl_{i,1}}
\]

(3.17)

Combining (2.37) and (3.13) and summing over the 4 switches yields the stage’s total switch area area and its relationship to \( Z_{st,FSL} \) given by (3.18), where \( K_{Asw} \) is given by (3.19).

\[
A_{sw} = \sum_{i=1}^{4} \frac{G_i}{mSl_{i,i}} = \sum_{i=1}^{4} \left[ \frac{\sqrt{mSl_{i,i}}}{DmSa_{i,i}} \left( \sum_{k=1}^{4} \frac{1}{\sqrt{mSl_{i,k}}} \right) \right] = K_{Asw} \frac{Z_{st,FSL}}{Z_{st,FSL}}
\]

(3.18)

\[
K_{Asw} = \sum_{i=1}^{4} \left[ \frac{\sqrt{mSl_{i,i}}}{DmSa_{i,i}} \left( \sum_{k=1}^{4} \frac{1}{\sqrt{mSl_{i,k}}} \right) \right]
\]

(3.19)

Combining (2.44) and (3.13) and summing over the 4 switches yields the stage’s total stage’s switch driving losses and its relationship to \( Z_{st,FSL} \) given by (3.20), where \( K_{Psdrv} \) is given by (3.21).

\[
P_{sdrv} = \sum_{i=1}^{4} \frac{G_i f_{sw}}{mSl_{i,i}} = \sum_{i=1}^{4} \left[ \frac{f_{sw}}{D\sqrt{mSl_{i,i}}} \left( \sum_{k=1}^{4} \frac{1}{\sqrt{mSl_{i,k}}} \right) \right] = K_{Psdrv} \frac{Z_{st,FSL}}{Z_{st,FSL}}
\]

(3.20)

\[
K_{Psdrv} = \sum_{i=1}^{4} \left[ \frac{f_{sw}}{D\sqrt{mSl_{i,i}}} \left( \sum_{k=1}^{4} \frac{1}{\sqrt{mSl_{i,k}}} \right) \right]
\]

(3.21)

Defining \( Z_{st,FSL} \) as \( Z_{st,SSL} \) multiplied by a constant \( r \) (3.22) allows obtaining \( Z_{st,tot} \) as (3.23). Using the definition of \( r \), the relationship between \( Z_{st,SSL} \) and \( Z_{st,tot} \) is given by (3.24) while the relationship between \( Z_{st,FSL} \) and \( Z_{st,tot} \) is (3.25).

\[
Z_{st,FSL} = rZ_{st,SSL}
\]

(3.22)

\[
Z_{st,tot} = \sqrt{1 + r^2}Z_{st,SSL}
\]

(3.23)

\[
Z_{st,SSL} = \frac{1}{\sqrt{1 + r^2}}Z_{st,tot}
\]

(3.24)

\[
Z_{st,FSL} = \frac{r}{\sqrt{1 + r^2}}Z_{st,tot}
\]

(3.25)

The total stage area \( A_{st} \) can now be obtained by summing the capacitor and switch areas while the total stage power losses \( P_{st} \) is obtained by summing the capacitor parasitics and switch driving
losses. By using the relationships (3.24) and (3.25) the dependencies of \( A_{st} \) and \( P_{st} \) on \( Z_{st,tot} \) and \( r \) are obtained as (3.26) and (3.27), respectively.

\[
A_{st} = \frac{K_{Acap}}{Z_{st,SSL}} + \frac{K_{Asw}}{Z_{st,FSL}} = \frac{1}{Z_{st,tot}} \left( \sqrt{1 + r^2} K_{Acap} + \frac{\sqrt{1 + r^2}}{r} K_{Asw} \right) \tag{3.26}
\]

\[
P_{st} = \frac{K_{Pcpar}}{Z_{st,SSL}} + \frac{K_{Psdrv}}{Z_{st,FSL}} = \frac{1}{Z_{st,tot}} \left( \sqrt{1 + r^2} K_{Pcpar} + \frac{\sqrt{1 + r^2}}{r} K_{Psdrv} \right) \tag{3.27}
\]

Since there may be a trade-off between the stage’s occupied area and losses it cannot be simultaneously optimized for both quantities. A cost function \( f \) (3.28) and a design parameter \( \lambda \) are introduced to account for the trade-off. \( f \) includes both the area and losses cost with the losses portion affected of parameter \( \lambda \) which denotes the relative importance of the losses in relation to the occupied area. \( \lambda \) choice is in charge of the designer which should tune it to match the application characteristics.

\[
f = A_{st} + \lambda P_{st} \tag{3.28}
\]

The optimal ratio between \( Z_{st,SSL} \) and \( Z_{st,FSL} \) is found by minimizing \( f \). The derivative of \( f \) is set to zero (3.29) and solved for \( r \) yielding the optimized \( r \) (3.30).

\[
\frac{\partial f}{\partial r} = \frac{1}{Z_{st,tot}} \left[ \frac{r}{\sqrt{1 + r^2}} (K_{Acap} + \lambda K_{Pcpar}) - \frac{1}{r^2 \sqrt{1 + r^2}} (K_{Asw} + \lambda K_{Psdrv}) \right] = 0 \tag{3.29}
\]

\[
r_{opt} = \sqrt{\frac{K_{Asw} + \lambda K_{Psdrv}}{K_{Acap} + \lambda K_{Pcpar}}} \tag{3.30}
\]

\( r_{opt} \) will be smaller than 1 if the design is mostly capacitor constrained as is usually the case of fully integrated designs and it will be higher than 1 for designs switch constrained as is usually the case for designs using external capacitors.

Figure 3.1 shows how the stage area \( A_{st} \) and losses \( P_{st} \) vary with the ratio \( r \) for an example stage. If the stage was optimized only for minimum area the optimal \( r \) would be 0.21 while if it was optimized for minimum losses the optimal \( r \) would 0.93. Figure 3.2 shows the plot of the cost function (3.28) with respect to \( r \) for three different \( \lambda \). The optimal \( r \) is always between the \( r \) for minimum area and the \( r \) for minimum losses with the parameter \( \lambda \) governing the tradeoff between the two. When \( \lambda \) is small \( r_{opt} \) is close to the optimal \( r \) for minimum area, while for higher \( \lambda \), meaning a bigger importance on losses, \( r_{opt} \) gets closer to the optimal \( r \) for minimum losses.

With \( r \) calculated the stage component values can be calculated. To calculate the stage capacitance, \( Z_{st,SSL} \) needs to be found using (3.24) and then \( C_1 \) is obtained with (3.9). To calculate the conductance of each of the stage's switches, \( Z_{st,FSL} \) is found using (3.25) and then \( G_i \) is obtained for each switch.
Figure 3.1: Variation of the stage area and losses with the ratio $r$. Minimum points are marked.

Figure 3.2: Variation of the stage total cost with the ratio $r$ for different $\lambda$. Minimum points are marked.
with (3.13).

### 3.5 Choosing the final sizing solution

Each stage conductance distribution will generate a solution with optimized stages. Figure 3.3 shows the total area and power loss of an example topology with 5 stages with optimally sized stages for each stage conductance distribution generated. $\lambda$ is set to 0.02 and a sizing resolution $res$ of 10 was used (total of $10^5 = 100000$ solutions calculated).

![Performance of optimized solutions $\lambda = 0.02$.](image)

**Figure 3.3:** Performance of optimally sized topology for a set of stage conductance distributions. $\lambda = 0.02 \text{ mm}^2/\text{mW}$.

To find the overall optimal solution, a cost function based on the same parameter $\lambda$ as the stage optimization cost function (3.28) is used. This cost function is given by (3.31) where $A_{tot}$ is the sum of each stage area and $P_{tot}$ is the sum of each stage power losses. If $A_{tot}$ is expressed in $[\text{m}^2]$ and $P_{tot}$ in $[\text{W}]$ then $\lambda$ has units of $[\text{m}^2/\text{W}]$ such that it expresses how much extra area is occupied to reduce a given amount of losses.

$$F = A_{tot} + \lambda P_{tot}$$

(3.31)

The solution with the minimum cost is the optimal sizing for the topology (and correspondent device technology assignment), switching frequency $f_{sw}$, $\lambda$ and application specs considered. The topology, switching frequency and $\lambda$ can be varied by the designer to find the most advantageous solution for the application.
3.6 Limitations

A number of limitations of this method are listed below.

- The method only sizes the flying capacitors and switches. It does not take into account how different switching frequencies and different topologies require different sized output capacitors on each output to achieve the specified ripple and the how much the output capacitors contribute to the total solution size.

- The method assumes there is a maximum output current and drop specification as if the SCC is being used mainly as a transformer. Regulation is not taken into account in any way.

- The method assumes the wanted topology can be represented using the stages described in section 2.7. Although any two phase topology can be represented using this stages, for some topologies like the ladder it generates redundant switches that would reduce the circuit performance significantly. It should be possible to adapt the method to this cases.

- The method assumes output voltage drop does not influence gate drive voltage and capacitor parasitics voltage swing which is a good approximation for small specified output voltage drops but might have significant error for bigger ones.

- The optimal conductance search is performed what is essentially brute force such that the algorithm run time presents exponential growth with problem size (number of stages in the topology).

- The method completely disregards any practical aspects of the implementation of circuit implementation like startup, level shifting and gate driving circuits, etc. The method cannot be directly used to choose a topology, only to guide the choice by analysing the theoretical performance of each considered solution.
4 M4M application

Contents

4.1 Specifications ................................................................. 30
4.2 Technology device implementation and characterization .................. 30
4.3 Topology choice ............................................................... 33
In this chapter the previously presented method is used to aid in the choice and sizing of the topology to be used in the M4M UHF stimulation implant.

4.1 Specifications

To support the multiple simultaneous stimulation channels with both high and low voltage rails, voltages both bellow and above the input voltage need to be generated with high efficiency. From a regulated input voltage of 4.5 V a total of 6 supply rails, including the input voltage, are to be generated in steps of \((1/3)V_{in}\). Each output \(V_{out}\) provides a nominal conversion ratio of \((x/3)\), \(x \in \{1, \ldots, 6\}\) and should be sized to supply 4 mA at a maximum drop of 5% from the nominal conversion ratio. The specifications where defined in chapter 1 and they are reproduced in Table 4.1 for the comfort of the reader.

<table>
<thead>
<tr>
<th>Spec</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{in})</td>
<td>min: 4.5 V, typ: 4.6 V, max: 4.7 V</td>
</tr>
<tr>
<td>Ideal (V_{out}) ratios</td>
<td>1/3, 2/3, 4/3, 5/3, 6/3</td>
</tr>
<tr>
<td>Ideal (V_{out} @ V_{in} = 4.5 V)</td>
<td>1.5 V, 3.0 V, 6.0 V, 7.5 V, 9.0 V</td>
</tr>
<tr>
<td>(I_{out,max})</td>
<td>4 mA per output</td>
</tr>
<tr>
<td>(\Delta V_{out,max})</td>
<td>5% of (V_{out} @ 4.5 V)</td>
</tr>
<tr>
<td>(V_{out,PP,max})</td>
<td>2% of (V_{out} @ 4.5 V)</td>
</tr>
<tr>
<td>Fabrication Technology</td>
<td>TSMC 0.18um BCD GenII</td>
</tr>
<tr>
<td>Integration</td>
<td>Fully integrated (no external capacitors)</td>
</tr>
</tbody>
</table>

4.2 Technology device implementation and characterization

The converter is to be implemented in TSMC 180nm BCD GenII process with the following options:

- 1.8V core devices, 5V IO devices, 6V to 70V high voltage devices (including laterally diffused MOS)
- 6 Metal layers with 30kA Ultra Thick Top Metal
- 2IF MIM capacitors between the two top metal layers

The process makes use of four LV wells, two HV wells and an N+ Buried Layer (NBL) for device construction and insulation from the substrate. No Deep NWell is available. To characterize the available technology devices representative units where drawn in schematic and layout, their parasitics where extracted and were simulated using the models provided by the foundry.
4.2.1 Capacitors

Three types of capacitors are possible of being implemented in this technology: Metal Oxide Semiconductor (MOS), Metal Oxide Metal (MOM) and Metal Insulator Metal (MIM). Their performance metrics for each of the considered capacitance structures are presented in Table 4.2. The implementation of each of the capacitor types is described on the following sections.

Table 4.2: Performance metrics of the capacitance structures considered.

<table>
<thead>
<tr>
<th>Structure</th>
<th>( m_{SA} ) [nF/mm(^2)]</th>
<th>( \alpha )</th>
<th>( \beta )</th>
<th>( m_{SL} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>NMOS 1V8</td>
<td>8.9</td>
<td>2%</td>
<td>0</td>
<td>50</td>
</tr>
<tr>
<td>NMOS 5V</td>
<td>4.1</td>
<td>4%</td>
<td>0</td>
<td>25</td>
</tr>
<tr>
<td>PMOS 1V8</td>
<td>8.9</td>
<td>0</td>
<td>1%</td>
<td>100</td>
</tr>
<tr>
<td>PMOS 5V</td>
<td>4.1</td>
<td>0</td>
<td>2%</td>
<td>50</td>
</tr>
<tr>
<td>MOM M2-M5 70V</td>
<td>0.8</td>
<td>2.3%</td>
<td>2.3%</td>
<td>22</td>
</tr>
<tr>
<td>MIM 5V</td>
<td>1.55</td>
<td>0.7%</td>
<td>0</td>
<td>143</td>
</tr>
</tbody>
</table>

4.2.1.A MOM capacitors

MOM capacitors are implemented simply by using capacitance created between metal lines separated by the regular layer insulation oxide. The main contribution the capacitance is the lateral capacitance between metal fingers in the same metal layer. The vertical capacitance between fingers placed in adjacent metal layers also provides contribution to the total capacitance but in a small portion due to higher distances between metal layers and smaller parallel area. The capacitance density of MOM capacitors is constrained by the minimum spacing between metal lines. Being this an old technology the spacings between metals are big and thus this is the capacitor type with the smallest capacitance density. This type of capacitors also present high parasitic capacitance in both plates due to the proximity of the lower metal layers to the substrate. MOM capacitors are rated for 70 V so they are the only devices available to implement capacitors with more than 5 V rating.

4.2.1.B MIM capacitors

MIM capacitors are implemented in the top of the metal stack using two specially closely spaced metal plates separated by a special dielectric. This arrangement provides more capacitance density than MOM capacitors while presenting the lowest possible parasitic capacitance due to the increased distance from the bottom plate to the substrate. MIM capacitors are only rated for 5 V.
4.2.1.C MOS capacitors

MOS capacitors are implemented using the gate capacitance of the available MOSFETs which achieves higher capacitance densities than other types of capacitors. 1.8 V devices provide considerably higher capacitance density than 5 V devices due to the thinner gate oxide but can only be used to implement capacitors with an applied voltage up to 1.8 V while the 5 V devices are rated for a gate voltage of 5 V due to the usage of a thicker gate oxide. MOS capacitors also present high parasitic capacitance due to their proximity to the substrate. MOS capacitors can be implemented using different structures and biasing techniques aimed at reducing the parasitic capacitance to the substrate, the two structures considered in this work are pictured in figure 4.1(a) and figure 4.1(b).

![Figure 4.1: (a) NMOS accumulation structure (b) PMOS accumulation structure with high impedance bias.](image)

The structure in 4.1(a) is a NMOS accumulation structure implemented using a PMOS with source, drain and bulk (NWell) terminals connected to the bottom terminal (such that the simulation model for the PMOS can be used). This configuration results in a structure similar to [6]. This structure is compact while still providing insulation from the substrate but presents quite high parasitic capacitance on the bottom terminal. It is best suited to implement DC capacitors. The structure in 4.1(b) is a PMOS accumulation structure implemented using a NMOSFET with source, drain and bulk (PWell) terminals connected to the top terminal (such that the simulation model for the NMOS can be used). This configuration results in a structure similar to [15]. The high impedance bias is also realized like suggested by [15] by the usage of a PMOS and a NMOS configured as back to back diodes connected to a voltage of \(2V_{DD}\).

Since the MOS capacitor implementations only occupy layers up to the first metal layer all remaining metal layers can be used to implement MOM and MIM structures in the same area. The stacking of the 3 technologies allows the capacitance density to be increased with no penalty on the parasitics since the coupling to the substrate has the same area. This composite structure allows for about 30% and 90% increase on capacitance the density of 1.8 V and 5 V MOS structures, respectively.
4.2.2 Switches

This technology provides MOSFETs up to 70 V voltage rating. However, considering that the input voltage is 4.5 V, and the maximum output voltage is 9 V, only devices with ratings of 1.8 V (core), 5 V (IO) and 12 V (LDMOS) are considered. Core devices use thin gate oxide with a gate-source voltage rating of 1.8 V while IO and LDMOS devices use thick gate oxide with a gate-source voltage rating of 5 V. Both NMOS and PMOS are available for each voltage rating and means of insulating transistor bulks from the substrate with enough withstand voltage are provided by the usage of a N+ buried layer. With this insulation layer, all MOSFETs can be implemented in any topology without suffering body effect even if their source is connected to a potential higher than their voltage rating. The switch performance metrics are presented in Table 4.3.

<table>
<thead>
<tr>
<th>Switch</th>
<th>( m_{SA} ) [mS/( \mu m^2 )]</th>
<th>( m_{SL} ) [mS/pJ]</th>
</tr>
</thead>
<tbody>
<tr>
<td>NMOS 1V8</td>
<td>0.97</td>
<td>440</td>
</tr>
<tr>
<td>PMOS 1V8</td>
<td>0.36</td>
<td>120</td>
</tr>
<tr>
<td>NMOS 5V</td>
<td>0.29</td>
<td>17</td>
</tr>
<tr>
<td>PMOS 5V</td>
<td>0.11</td>
<td>5.5</td>
</tr>
<tr>
<td>NMOS 12V</td>
<td>0.11</td>
<td>7.4</td>
</tr>
<tr>
<td>PMOS 12V</td>
<td>0.023</td>
<td>1.8</td>
</tr>
</tbody>
</table>

4.3 Topology choice

There are several approaches to generate the five required voltage rails. The traditional method would be to design five independent SCC and optimize each one using the methods proposed by [7]. This approach requires a minimum of 11 capacitors [4] and more than 30 switches. This creates a complex circuit, requiring more auxiliary circuits and creating layout area overheads.

Since the application requires linearly spaced voltage ratios a simple approach would be a linear topology with each stage generating a step of \( 1/3V_{in} \) similar to [13] and [16]. This topology’s (TOP1) stage arrangement is shown in Figure 4.2. The minimum capacitor and switch voltage rating and device technology used for each stage are presented in Table 4.4. Each stage is assumed to be implemented with two NMOS and two PMOS for switches. TOP1 stages ST4 and ST5 require capacitors with a voltage rating of at least 6.3 V and 7.9, respectively. For this voltage ratings only MOM capacitors can be used which present very low capacitance density and very high parasitic capacitance.

Inputting this topology’s characteristics and the application specifications in the algorithm proposed in chapter 3 and considering a switching frequency of 32 MHz and \( \lambda = 0.02 \) yielded the optimal stage conductance, \( r \) and area for each of the topology’s stages. This values appear in Table 4.5. Although
the two upper stages are attributed the lowest conductances they occupy the biggest area derived from the usage of MOM capacitors that present low capacitance density. The $r$ values are also smaller for those two stages since the optimization process tried to minimize the capacitor size by increasing the switch size to achieve the required conductance.

Table 4.5: Optimal stage conductance distribution, $r$ and area for each of the stages of TOP1 for $f_{sw} = 32$ MHz and $\lambda = 0.02$.

With optimal sizing, this topology achieves a power density of 14.4 mW/mm² and an efficiency of 70.2% which is a very poor performance. The performance, capacitor and switch area, and losses are discriminated in Table 4.11 where it can be compared with the other topologies proposed bellow.

The two biggest factors hindering the performance of this topology are: the, already identified, use of MOM capacitors and the inefficiency in the generation of $V_{o6}$ that can be observed in the topology’s charge multipliers in (4.1). All elements on the last column of the matrix (4.1) are non-zero, meaning all capacitors are involved in the charge transfer from the input to the fifth output $V_{o6}$ resulting in high required conductances, and consequently high area and losses, to meet the specification.

$$B_{st,TOP1} = \begin{bmatrix} -\frac{1}{3} & \frac{1}{3} & -\frac{1}{3} & -1 & 1 \\ \frac{1}{2} & \frac{1}{2} & 1 & 1 \\ \frac{1}{3} & \frac{1}{3} & 1 & 1 \\ 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 1 \end{bmatrix}$$ (4.1)
To address the problems of TOP1, a number of other topologies are proposed. TOP2 stage arrangement is shown in Figure 4.3 and the required stage voltage ratings and technology attribution is shown in Table 4.6. In this topology ST1, ST2 and ST3 are connected exactly the same way as TOP1 to generate $V_{o1}$, $V_{o2}$ and $V_{o4}$. $V_{o5}$ is generated with a step of $2/3V_{in}$ above $V_{in}$ and $V_{o6}$ is generated with a step of $3/3V_{in}$ above $V_{in}$. In this configuration no stage requires MOM capacitors with ST4 using a 5V MOS capacitor and ST5 using a MIM capacitor. A MIM capacitor is used in ST5 because this stage has a bigger step equal to $3/3V_{in}$, causing significantly higher losses in the parasitic capacitances as studied in section 2.6.1. $V_{o6}$ is now much more efficiently generated as it is generated independently using ST5. The resulting charge multipliers, presented in (4.2), are in general lower and show how both $V_{o5}$ and $V_{o6}$ are generated with charge transfer through a lower number of stages (more zeros in the fourth and fifth columns).

$$B_{st, TOP2} = \begin{bmatrix}
\frac{1}{3} & 0 & -\frac{1}{3} & \frac{1}{3} & 0 \\
\frac{1}{3} & \frac{1}{3} & -\frac{1}{3} & \frac{1}{3} & 0 \\
0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1
\end{bmatrix} \quad (4.2)$$

Passing this topology through the sizing algorithm yields much smaller stages as can be observed in Table 4.7. All stages are significantly smaller due both to smaller required conductances (better charge multipliers), and the usage of capacitors with better capacity density. This results in a power density of 118 mW/mm² and an efficiency of 83%, a performance much superior to TOP1.

TOP3 is another alternative topology whose stage arrangement is shown in Figure 4.4 and the required stage voltage ratings and technology attribution is shown in Table 4.8. $V_{o1}$, $V_{o2}$ and $V_{o6}$ are generated exactly the same as TOP2, the difference between TOP2 and TOP3 is stages ST3 and ST4.
Table 4.7: Optimal stage conductance distribution, $r$ and area for each of the stages of TOP2 for $f_{sw} = 32$ MHz and $\lambda = 0.02$.

<table>
<thead>
<tr>
<th>Stage</th>
<th>$h_i$</th>
<th>$G_{st,i}$ [mS]</th>
<th>$r_i$</th>
<th>$A_{st,i}$ [mm$^2$]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST1</td>
<td>0.18</td>
<td>18</td>
<td>0.34</td>
<td>0.07</td>
</tr>
<tr>
<td>ST2</td>
<td>0.36</td>
<td>36</td>
<td>0.26</td>
<td>0.28</td>
</tr>
<tr>
<td>ST3</td>
<td>0.18</td>
<td>18</td>
<td>0.26</td>
<td>0.15</td>
</tr>
<tr>
<td>ST4</td>
<td>0.18</td>
<td>18</td>
<td>0.6</td>
<td>0.16</td>
</tr>
<tr>
<td>ST5</td>
<td>0.09</td>
<td>9</td>
<td>0.48</td>
<td>0.21</td>
</tr>
</tbody>
</table>

Both using a step of $V_{in}$ to generate $V_{o4}$ and $V_{o5}$ respectively. TOP3 has the same charge multipliers as TOP2 and the only differences in terms of performance is that stages ST4 and ST5 require lower capacitor voltage ratings but require higher switch voltage ratings and present higher voltage swings on the capacitors, that may increase total loss.

Table 4.8: Voltage step and minimum capacitor and switch voltage rating for each stage of topology TOP3.

<table>
<thead>
<tr>
<th>Stage</th>
<th>$V_{\Delta}$</th>
<th>$V_{cap}$</th>
<th>cap tech</th>
<th>$V_{sw}$</th>
<th>sw tech</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST1</td>
<td>$1/3V_{in}$</td>
<td>1.6 V</td>
<td>MOS 1V8</td>
<td>1.6 V</td>
<td>2x NMOS 1V8 + 2x PMOS 1V8</td>
</tr>
<tr>
<td>ST2</td>
<td>$1/3V_{in}$</td>
<td>3.2 V</td>
<td>MOS 5V</td>
<td>1.6 V</td>
<td>2x NMOS 1V8 + 2x PMOS 1V8</td>
</tr>
<tr>
<td>ST3</td>
<td>$3/3V_{in}$</td>
<td>1.6 V</td>
<td>MOS 1V8</td>
<td>4.7 V</td>
<td>2x NMOS 5V + 2x PMOS 5V</td>
</tr>
<tr>
<td>ST4</td>
<td>$3/3V_{in}$</td>
<td>3.2 V</td>
<td>MIM 5V</td>
<td>4.7 V</td>
<td>2x NMOS 5V + 2x PMOS 5V</td>
</tr>
<tr>
<td>ST5</td>
<td>$3/3V_{in}$</td>
<td>4.7 V</td>
<td>MIM 5V</td>
<td>4.7 V</td>
<td>2x NMOS 5V + 2x PMOS 5V</td>
</tr>
</tbody>
</table>

Another two topologies are presented, TOP4 and TOP5, that consist of mixing stages ST3 and ST4 from TOP2 and TOP3. The stage arrangements are shown in Figure 4.5 and Figure 4.6. The charge multipliers are equal in all four topologies TOP2, TOP3, TOP4 and TOP5, so their performance differences are only due to different combinations of component ratings and voltage swings in stages ST3 and ST4.

A different approach from the other topologies is taken in TOP6. Instead of using step-up stages to generate $V_{o4}$ and $V_{o5}$ from a combination of $V_{in}$ and the lower voltages, $V_{o4}$ and $V_{o5}$ are generated by stepping-down $V_{o6}$ and using $V_{in}$ as the reference voltage for ST3 and ST4. $V_{o6}$ is generated using stage ST5 with the same connections as the previous topologies. The stage arrangement for TOP6 is shown in Figure 4.7 while the required stage voltage ratings and technology attribution is shown in Table 4.9. In this topology, since $V_{o4}$ and $V_{o5}$ are not generated using $V_{o1}$ and $V_{o2}$, the step-up outputs
are independent from the step-down outputs as can be seen from the charge multipliers in (4.3). The result is that passing this topology through the sizing algorithm yields smaller stages ST1 and ST2 but a bigger ST5 as can be observed in Table 4.10. This topology has the advantage that all stages except ST5 use a step of $1/3V_{in}$ reducing the capacitor parasitics loss while requiring the same device voltage ratings.

Table 4.9: Voltage step and minimum capacitor and switch voltage rating for each stage of topology TOP6.

<table>
<thead>
<tr>
<th>TOP6</th>
<th>$V_\Delta$</th>
<th>$V_{cap}$</th>
<th>cap tech</th>
<th>$V_{sw}$</th>
<th>sw tech</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST1</td>
<td>$1/3V_{in}$</td>
<td>1.6 V</td>
<td>MOS 1V8</td>
<td>1.6 V</td>
<td>2x NMOS 1V8 + 2x PMOS 1V8</td>
</tr>
<tr>
<td>ST2</td>
<td>$1/3V_{in}$</td>
<td>3.2 V</td>
<td>MOS 5V</td>
<td>1.6 V</td>
<td>2x NMOS 1V8 + 2x PMOS 1V8</td>
</tr>
<tr>
<td>ST3</td>
<td>$1/3V_{in}$</td>
<td>1.6 V</td>
<td>MOS 1V8</td>
<td>1.6 V</td>
<td>2x NMOS 1V8 + 2x PMOS 1V8</td>
</tr>
<tr>
<td>ST4</td>
<td>$1/3V_{in}$</td>
<td>3.2 V</td>
<td>MOM 5V</td>
<td>1.6 V</td>
<td>2x NMOS 1V8 + 2x PMOS 1V8</td>
</tr>
<tr>
<td>ST5</td>
<td>$3/3V_{in}$</td>
<td>4.7 V</td>
<td>MIM 5V</td>
<td>4.7 V</td>
<td>2x NMOS 5V + 2x PMOS 5V</td>
</tr>
</tbody>
</table>

The sizing of all six topologies was optimized for a switching frequency of 32 MHz and $\lambda = 0.02$. The resulting cost and performance is summarized in Table 4.11. A plot of efficiency versus power density of the 6 topologies is shown in figure 4.8.
<table>
<thead>
<tr>
<th>Stage</th>
<th>$h_i$</th>
<th>$G_{st,i}$ [mS]</th>
<th>$r_i$</th>
<th>$A_{st,i}$ [mm$^2$]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST1</td>
<td>0.12</td>
<td>9</td>
<td>0.34</td>
<td>0.03</td>
</tr>
<tr>
<td>ST2</td>
<td>0.23</td>
<td>17</td>
<td>0.26</td>
<td>0.14</td>
</tr>
<tr>
<td>ST3</td>
<td>0.08</td>
<td>6</td>
<td>0.34</td>
<td>0.02</td>
</tr>
<tr>
<td>ST4</td>
<td>0.31</td>
<td>23</td>
<td>0.26</td>
<td>0.19</td>
</tr>
<tr>
<td>ST5</td>
<td>0.27</td>
<td>21</td>
<td>0.48</td>
<td>0.21</td>
</tr>
</tbody>
</table>

Table 4.10: Optimal stage conductance distribution, $r$ and area for each of the stages of TOP6 for $f_{sw} = 32$ MHz and $\lambda = 0.02$.

<table>
<thead>
<tr>
<th></th>
<th>TOP1</th>
<th>TOP2</th>
<th>TOP3</th>
<th>TOP4</th>
<th>TOP5</th>
<th>TOP6</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A_{cap}$ [mm$^2$]</td>
<td>7.10</td>
<td>0.84</td>
<td>1.01</td>
<td>1.08</td>
<td>0.78</td>
<td>0.85</td>
</tr>
<tr>
<td>$A_{sw}$ [mm$^2$]</td>
<td>0.14</td>
<td>0.02</td>
<td>0.02</td>
<td>0.02</td>
<td>0.02</td>
<td>0.02</td>
</tr>
<tr>
<td>$A_{tot}$ [mm$^2$]</td>
<td>7.21</td>
<td>0.87</td>
<td>1.05</td>
<td>1.11</td>
<td>0.81</td>
<td>0.87</td>
</tr>
<tr>
<td>$P_{cap}$ [mW]</td>
<td>28.3</td>
<td>8.0</td>
<td>10.6</td>
<td>7.1</td>
<td>11.6</td>
<td>5.5</td>
</tr>
<tr>
<td>$P_{sdv}$ [mW]</td>
<td>11.7</td>
<td>7.6</td>
<td>11.7</td>
<td>8.4</td>
<td>10.9</td>
<td>6.6</td>
</tr>
<tr>
<td>$P_{out}$ [mW]</td>
<td>4.0</td>
<td>5.4</td>
<td>5.4</td>
<td>5.4</td>
<td>5.4</td>
<td>4.6</td>
</tr>
<tr>
<td>$P_{loss}$ [mW]</td>
<td>44.1</td>
<td>21.0</td>
<td>27.7</td>
<td>20.9</td>
<td>27.8</td>
<td>16.7</td>
</tr>
<tr>
<td>$P_{out}$ [mW]</td>
<td>104.0</td>
<td>102.6</td>
<td>102.6</td>
<td>102.6</td>
<td>102.6</td>
<td>103.3</td>
</tr>
<tr>
<td>$P_d$ [mW/mm$^2$]</td>
<td>14</td>
<td>118</td>
<td>98</td>
<td>92</td>
<td>127</td>
<td>119</td>
</tr>
<tr>
<td>$\eta$ [%]</td>
<td>70</td>
<td>83</td>
<td>79</td>
<td>83</td>
<td>79</td>
<td>86</td>
</tr>
</tbody>
</table>

Table 4.11: Cost and performance of each of the considered topologies with optimized sizing.

![Efficiency vs Power density for each topology](image)

Figure 4.8: Efficiency vs Power density for topologies 1 to 6. $f_{sw} = 32$ MHz, $\lambda = 0.02$
Topology TOP1 is inferior to the other solutions by a big margin. Topology TOP5 is the most power dense topology but presents significantly lower efficiency than TOP2, TOP4 and TOP6. Only considering power density and efficiency TOP6 seems to be the most advantageous topology. Nevertheless TOP6 presents extra implementation challenges related to startup and switch driving due to the reference of stages ST3 and ST4 being $V_{in}$ instead of ground. This challenges considerably increase the design effort of topology TOP6. Another aspect that can be considered is the possibility of independent regulation of outputs. In TOP2 the outputs $V_{o4}$, $V_{o5}$ and $V_{o6}$ can be independently regulated and/or shut down, because stages ST3, ST4 and ST5 transfer charge to a single output, such that clock gating those stages allows independent regulation of each of the step-up outputs. This is advantageous in this application because it allows some stages and all of its auxiliary circuits to be turned off when the upper outputs are not required, reducing the static consumption of those circuits. In TOP6 the three upper outputs are coupled such that loading outputs $V_{o4}$ or $V_{o5}$ implies that all three stages ST3, ST4 and ST5 must be clocked to maintain the output voltage in the loaded output even though only one of the top outputs is being used. Considering the extra design complexity of topology TOP6 and the small performance gains it provides in relation to TOP2, the latter was chosen to be implemented for the M4M project.
5

Results
The chosen topology (TOP2) was designed in Cadence® Virtuoso® schematic and simulated using the HSPICE® simulator with MOSFETs and capacitor models from TSMC 0.18 µm BCD GenII technology. Ideal gate drivers were used to drive the MOSFETs as switches, generating the required voltages correctly referenced to the source of each MOSFET while drawing the energy required to drive the gate capacitance from the input source. Using multiple small switch and capacitor units, each component was implemented with a size as close as possible to the sizing algorithm result. The schematics of the implemented topology are shown in appendix B. The input voltage and switching frequency are the same passed to the sizing algorithm, 4.5 V and 32 MHz, respectively. Since the sizing algorithm does not take into account ripple and output capacitors, those were sized such that the simulated ripple was below the specification. The output capacitors occupy a total area of 2.06 mm². The output voltages of the simulated topology are shown in Figure 5.1.

![Figure 5.1: Output voltages of the simulated SCC. The outputs are loaded with 4 mA each at 20 µs and unloaded at 30 µs.](image)

The specification, theoretical (obtained through the sizing algorithm) and simulated values for each output, as well as the error between the theoretical and simulated values, are presented in Table 5.1. The average output voltages $V_{out,k}$ are measured with all outputs fully loaded with 4 mA. The gain of each output $A_k$ is calculated by dividing the unloaded output voltage by the input voltage. The simulated output voltage values have less than 1% error to the theoretical values. Similar deviations are observed in the gain of each output. This deviations can be explained by the effects of capacitor parasitics in
the converter voltage gain and output impedance (or transimpedance) \cite{6} that were not considered in
the proposed sizing method. The power loss, and therefore the efficiency, present much larger errors,
with the simulated loss being 16.1\% higher than expected, with resulting 2.8\% lower efficiency. One
possible cause for the extra losses include MOSFET capacitances that were not taken into account
and create extra loss when the capacitor terminals are switched. Another cause is the fact that the MOS
capacitors’ parasitics to the substrate are formed by diodes which present a voltage dependent junction
capacitance. The parasitics where measured with a constant bias voltage in relation to the capacitor bulk
while in the circuit this bias is different for different stages and at each phase causing some deviation in
the effective $\alpha$ and $\beta$ of the capacitor.

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Spec Value</th>
<th>Theo Value</th>
<th>Sim Value</th>
<th>Unit</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{out1}$</td>
<td>1.425</td>
<td>1.425</td>
<td>1.422</td>
<td>V</td>
<td>-0.2%</td>
</tr>
<tr>
<td>$A_1$</td>
<td>0.333</td>
<td>0.333</td>
<td>0.332</td>
<td>1</td>
<td>-0.3%</td>
</tr>
<tr>
<td>$V_{pp1}$</td>
<td>30</td>
<td>-</td>
<td>27</td>
<td>mV</td>
<td>-</td>
</tr>
<tr>
<td>$V_{out2}$</td>
<td>2.850</td>
<td>2.850</td>
<td>2.835</td>
<td>V</td>
<td>-0.5%</td>
</tr>
<tr>
<td>$A_2$</td>
<td>0.667</td>
<td>0.667</td>
<td>0.664</td>
<td>1</td>
<td>-0.4%</td>
</tr>
<tr>
<td>$V_{pp2}$</td>
<td>60</td>
<td>-</td>
<td>53</td>
<td>mV</td>
<td>-</td>
</tr>
<tr>
<td>$V_{out4}$</td>
<td>5.700</td>
<td>5.700</td>
<td>5.667</td>
<td>V</td>
<td>-0.6%</td>
</tr>
<tr>
<td>$A_4$</td>
<td>1.333</td>
<td>1.333</td>
<td>1.327</td>
<td>1</td>
<td>-0.5%</td>
</tr>
<tr>
<td>$V_{pp4}$</td>
<td>120</td>
<td>-</td>
<td>93</td>
<td>mV</td>
<td>-</td>
</tr>
<tr>
<td>$V_{out5}$</td>
<td>7.125</td>
<td>7.129</td>
<td>7.056</td>
<td>V</td>
<td>-1.0%</td>
</tr>
<tr>
<td>$A_5$</td>
<td>1.666</td>
<td>1.666</td>
<td>1.653</td>
<td>1</td>
<td>-0.8%</td>
</tr>
<tr>
<td>$V_{pp5}$</td>
<td>150</td>
<td>-</td>
<td>118</td>
<td>mV</td>
<td>-</td>
</tr>
<tr>
<td>$V_{out6}$</td>
<td>8.550</td>
<td>8.550</td>
<td>8.523</td>
<td>V</td>
<td>-0.3%</td>
</tr>
<tr>
<td>$A_6$</td>
<td>2.000</td>
<td>2.000</td>
<td>1.997</td>
<td>1</td>
<td>-0.1%</td>
</tr>
<tr>
<td>$V_{pp6}$</td>
<td>180</td>
<td>-</td>
<td>163</td>
<td>mV</td>
<td>-</td>
</tr>
<tr>
<td>$P_{out}$</td>
<td>-</td>
<td>102.6</td>
<td>110.2</td>
<td>mW</td>
<td>-0.6%</td>
</tr>
<tr>
<td>$P_{loss}$</td>
<td>-</td>
<td>21.0</td>
<td>24.4</td>
<td>mW</td>
<td>16.1%</td>
</tr>
<tr>
<td>$\eta$</td>
<td>-</td>
<td>83.0</td>
<td>80.7</td>
<td>%</td>
<td>-2.8%</td>
</tr>
</tbody>
</table>

Table 5.1: Specified, theoretical and simulated values for TOP2.

The final characteristics of the designed solution, including the output capacitors, are presented in
Table 5.2.
<table>
<thead>
<tr>
<th></th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of outputs</td>
<td>5</td>
</tr>
<tr>
<td>Voltage ratios</td>
<td>1/3, 2/3, 4/3, 5/3, 2</td>
</tr>
<tr>
<td>Integration</td>
<td>Fully integrated</td>
</tr>
<tr>
<td>Clock frequency</td>
<td>32 MHz</td>
</tr>
<tr>
<td>Silicon area</td>
<td>2.93 mm²</td>
</tr>
<tr>
<td>Technology</td>
<td>TSMC 0.18 µm BCD GenII</td>
</tr>
<tr>
<td>Total output power</td>
<td>102 mW</td>
</tr>
<tr>
<td>Power density</td>
<td>34.8 mW/mm²</td>
</tr>
<tr>
<td>Efficiency</td>
<td>80.7 %</td>
</tr>
</tbody>
</table>

*Table 5.2: M4M solution characteristics.*
6 Conclusions

Contents

6.1 Contributions ................................................................. 46
6.2 Future work ................................................................. 46

45
In this work, a MOSCC was successfully sized for the M4M application with the aid of an original method for sizing the components of the MOSCC. The method is generic enough that it was applied to six different candidate topologies. The method was implemented in Python and was validated through simulation that it is able to generate a correct sizing of the MOSCC components. The simulated output characteristics of the sized MOSCC were very close to the specifications passed to the algorithm, with errors up to 1%. However the simulation results show considerable error on the losses calculated from the presented losses model.

6.1 Contributions

The main contribution of this work was the development of a method to optimally size the components of a MOSCC. The method allows the sizing of any two phase MOSCC with any level of integration (discrete, integrated switches, fully-integrated) as long as it is described as a connection of multiple stages. The proposed method provides a helpful contribution to the design of a real application, a neural stimulation implant, which is being designed at the time of writing. It will also be useful for any other future application requiring multiple supply rails.

6.2 Future work

Sizing the SCC is only one of the first steps required in the development of the M4M application. A number of auxiliary circuit still need to be designed, including but not limited to output voltage regulation circuits that enable power saving for light loads, gate drivers, clock generation circuits and inrush current limiter. After designing the circuits, the silicon layout of the entire system with capacitors, switches and all auxiliary circuits needs to be done.

The algorithm for determining the best stage conductance distribution is essentially brute force and is not scalable for converters with many stages. Other optimization algorithms incorporating, for example, gradient descent, genetic or even machine learning algorithms could be investigated to make the method scalable.

The method does not take into account the output ripple and how the topology characteristics, switching frequency and output capacitor sizing influence the total solution size and performance. Introducing this considerations in the method could lead to more optimized solutions.
Bibliography


# Listing A.1: File topology.py

```python
# -*- coding: utf-8 -*-

Created on Thu Oct  7 11:03:46 2021

@author: aagostin

Definition of a topology object and the methods for calculating total solution
performance and optimization of component sizing.

import numpy as np
import math

class topology_performance(object):
```

Optimization algorithm source code
```python
def __init__(self):
    self.Vin = 0 # [V]
    self.Iin = 0 # [mA]
    self.Pin = 0 # [W]
    self.Vout = 0 # [V]
    self.Iout = 0 # [mA]
    self.Pout = 0 # [mW]
    self.Rout = 0 # [Ohm]
    self.Pcap = 0 # [mW]
    self.Psw = 0 # [mW]
    self.PSSL = 0 # [mW]
    self.PFSL = 0 # [mW]
    self.Prout = 0 # [mW]
    self.Ploss = 0 # [mW]
    self.fsw = 0 # [MHz]
    self.eff = 0 # [%]
    self.Acap = 0 # [mm^2]
    self.Asaw = 0 # [mm^2]
    self.Atot = 0 # [mm^2]
    self.Pdensity = 0 # [mW/mm^2]
    self.reg_factor = 0 # [ratio]
    self.reg_lim_out = 0

class topology(object):

def __init__(self):
    # topology characteristics
    self.n_cap = 1
    self.n_sw = 4
    self.n_out = 1
    self.vout_ratio = np.ones([self.n_out]) # ideal Vout/Vin ideal
    self.coeff_b = np.zeros([self.n_cap, self.n_out]) # cap charge
        multiplier coeffs
    self.coeff_r = np.zeros([self.n_sw, self.n_out]) # switch charge
        multiplier coeffs
    self.vcb_ratio = np.zeros([self.n_cap]) # cap bot plate swing ratio
to Vin
```
self.vsg_ratio = np.zeros([self.n_sw])  # sw gate drive swing ratio to Vin

# technology device assignment
self.caps = []  # capacitor tech
self.sws = []  # switch tech

# component sizing
self.Ccap = np.zeros([self.n_cap])  #[F]
self.Ccap_tot = 0  #[F]
self.Gsw = np.array([0])  #[S]
self.Gsw_tot = 0  #[S]
self.r = np.zeros([self.n_cap])  # FSL/SSL of each stage

# areas
self.Acap = np.array([self.n_cap])  #[m^2]
self.Acap_tot = 0  #[m^2]
self.Asw = np.array([self.n_sw])  #[m^2]
self.Asw_tot = 0  #[m^2]
self.Atot = 0  #[m^2]

def calc_loss_noreg(self, Vin, Iout, fsw, duty):

    # calculate transimpedance matrixes
    ZSSL = np.zeros([self.n_out, self.n_out])
    ZFSL = np.zeros([self.n_out, self.n_out])
    Ztot = np.zeros([self.n_out, self.n_out])
    for i in range(self.n_out):
        for j in range(self.n_out):
            for c in range(self.n_cap):
                ZSSL[i][j] += 1/(self.Ccap[c]*fsw) * self.coeff_b[c,i] * self.coeff_b[c,j]

    for i in range(self.n_out):
        for j in range(self.n_out):
            for s in range(self.n_sw):
                ZFSL[i][j] += 1/(self.Gsw[s]*duty) * self.coeff_r[s,i] * self.coeff_r[s,j]

    for i in range(self.n_out):
        for j in range(self.n_out):
\[
Z_{\text{tot}}[i][j] = \sqrt{Z_{\text{SSL}}[i][j]^2 + Z_{\text{FSL}}[i][j]^2}
\]

# calculate cap and sw losses

\[
P_{\text{cap}} = \left[ \frac{\text{self.Ccap[i]}}{\text{self.caps[i].mC1}} \cdot \left( \text{self.vcb_ratio[i]} \cdot \text{Vin} \right)^2 \cdot \text{fsw} \text{ for } i \text{ in range(self.n_cap)} \right]
\]

\[
P_{\text{cap_tot}} = \text{np.sum}(P_{\text{cap}})
\]

\[
P_{\text{sw}} = \left[ \frac{\text{self.Gsw[i]}}{\text{self.sws[i].mSl}} \cdot \text{fsw} \text{ for } i \text{ in range(self.n_sw)} \right]
\]

\[
P_{\text{sw_tot}} = \text{np.sum}(P_{\text{sw}})
\]

\[
V_{\text{SSL}} = (Z_{\text{SSL}} @ \text{Iout[None].T}).T
\]

\[
P_{\text{SSL}} = \text{np.sum}(\text{Iout[None].T @ Iout[None] * Z_{\text{SSL}}, axis=1})
\]

\[
P_{\text{SSL_tot}} = \text{np.sum}(\text{Iout[None].T @ Iout[None] * Z_{\text{SSL}}})
\]

\[
V_{\text{FSL}} = (Z_{\text{FSL}} @ \text{Iout[None].T}).T
\]

\[
P_{\text{FSL}} = \text{np.sum}(\text{Iout[None].T @ Iout[None] * Z_{\text{FSL}}, axis=1})
\]

\[
P_{\text{FSL_tot}} = \text{np.sum}(\text{Iout[None].T @ Iout[None] * Z_{\text{FSL}}})
\]

\[
P_{\text{Rout_tot}}^2 = \text{np.sum}(\text{Iout[None].T @ Iout[None] * Z_{\text{tot}}})
\]

\[
V_{\text{Rout}} = \sqrt{V_{\text{SSL}}^2 + V_{\text{FSL}}^2}
\]

\[
P_{\text{Rout}} = \sqrt{P_{\text{SSL}}^2 + P_{\text{FSL}}^2}
\]

\[
P_{\text{Rout_tot}} = \sqrt{P_{\text{SSL_tot}}^2 + P_{\text{FSL_tot}}^2}
\]

\[
# P_{\text{out}} = \text{self.vout_ratio} \cdot \text{Vin} \cdot \text{Iout} \quad \text{PR_{out}}
\]

\[
P_{\text{out}} = \left( \text{self.vout_ratio} \cdot \text{Vin} \cdot \text{VRout} \right) \cdot \text{Iout}
\]

\[
P_{\text{out_tot}} = \text{np.sum}(P_{\text{out}})
\]

\[
P_{\text{loss_tot}} = P_{\text{cap_tot}} + P_{\text{sw_tot}} + P_{\text{Rout_tot}}
\]

\[
\text{Pin} = P_{\text{out_tot}} + P_{\text{loss_tot}}
\]

\[
\text{Pdensity} = \frac{P_{\text{out_tot}}}{\text{self.Ag}}
\]

\[
\text{eff} = \frac{P_{\text{out_tot}}}{(P_{\text{loss_tot}}+P_{\text{out_tot}})}
\]

\[
\text{perf} = \text{topology_performance()}
\]

\[
\text{perf.Vin} = \text{Vin} \quad [(V]
\]

\[
\text{perf.Iin} = \frac{\text{Pin}}{\text{perf.Vin}} \cdot 1000 \quad [(mA]
\]

\[
\text{perf.Pin} = (P_{\text{out_tot}} + P_{\text{loss_tot}}) \cdot 1000 \quad [(mW]
121     perf.Vout = self.vout_ratio122     Bin - VRout #[V]
123     perf.Iout = Iout * 1000 #[mA]
124     perf.Pout = Pout * 1000 #[mW]
125     perf.Rout = VRout/Iout #[Ohm]
126     perf.Pcap = Pcap_tot * 1000 #[mW]
127     perf.PSSL = PSSL * 1000 #[mW]
128     perf.PFSL = PFSL * 1000 #[mW]
129     perf.Prout = PRout_tot * 1000 #[mW]
130     perf.Prout2 = PRout_tot2 * 1000 #[mW]
131     perf.Ploss = Ploss_tot * 1000 #[mW]
132     perf.fsw = fsw /\text{1e}6 #[MHz]
133     perf.eff = eff * 100 #[%]
134     perf.Acap = self.Acap_tot * 1e6 #[mm^2]
135     perf.Asw = self.Asw_tot * 1e6 #[mm^2]
136     perf.Atot = self.Atot * 1e6 #[mm^2]
137     perf.Pdensity = Pdensity * 1e3/1e6 #[mW/mm^2]
138     return perf

139 def calc_loss_reg(self, Vin, Iout, fsw, duty, spec_maxdrop):
140     ZSSL = np.zeros([self.n_out, self.n_out])
141     ZFSL = np.zeros([self.n_out, self.n_out])
142     for i in range(self.n_out):
143         for j in range(self.n_out):
144             for c in range(self.n_cap):
145                 ZSSL[i][j] += 1/(self.Ccap[c]*fsw) * self.coeff_b[c,i]*
146                                 self.coeff_b[c,j]
147             for s in range(self.n_sw):
148                 ZFSL[i][j] += 1/(self.Gsw[s]*duty) * self.coeff_r[s,i]*
149                                 self.coeff_r[s,j]
150     VSSL = (ZSSL @ Iout[None].T).T
151     VFSL = (ZFSL @ Iout[None].T).T
152     VRout = np.sqrt(VSSL**2+VFSL**2)
153     drop_factor = VRout/spec_maxdrop
reg_factor = np.max(drop_factor)
lim_out = np.argmax(drop_factor)

Pcap = np.array([self.Ccap[i]/self.caps[i].mCl * (self.vcb_ratio[i]*Vin)**2 * fs for i in range(self.n_cap)]) * reg_factor
Pcap_tot = np.sum(Pcap)
Psw = np.array([self.Gsw[i]/self.sws[i].mSl * fs for i in range(self.n_sw)]) * reg_factor
Psw_tot = np.sum(Psw)

VSSL = (ZSSL @ Iout[None].T).T / reg_factor
PSSL = np.sum(Iout[None].T @ Iout[None] * ZSSL, axis=1) / reg_factor
PSSL_tot = np.sum(Iout[None].T @ Iout[None] * ZSSL) / reg_factor

VFSL = (ZFSL @ Iout[None].T).T / reg_factor
PFSL = np.sum(Iout[None].T @ Iout[None] * ZFSL, axis=1) / reg_factor
PFSL_tot = np.sum(Iout[None].T @ Iout[None] * ZFSL) / reg_factor

VRout = np.sqrt(VSSL**2+VFSL**2)
PRout = np.sqrt(PSSL**2+PFSL**2)
PRout_tot = np.sqrt(PSSL_tot**2 + PFSL_tot**2)

Pout = (self.vout_ratio * Vin - VRout) * Iout
Pout_tot = np.sum(Pout)

Ploss_tot = Pcap_tot + Psw_tot + PRout_tot
Pin = Pout_tot + Ploss_tot
Pdensity = Pout_tot/self.Atot
eff = Pout_tot/(Ploss_tot+Pout_tot)

perf = topology_performance()
perf.Vin = Vin #[V]
perf.Iin = Pin/perf.Vin * 1000 #[mA]
perf.Pin = (Pout_tot + Ploss_tot) * 1000 #[mW]
perf.Vout = self.vout_ratio * Vin - VRout #[V]
perf.Iout = Iout * 1000 #[mA]
perf. Pout = Pout * 1000 #[mW]
perf. Rout = VRout / Iout #[Ohm]
perf. Pcap = Pcap_tot *1000 #[mW]
perf. Psw = Psw_tot *1000 #[mW]
perf. PSSL = PSSL *1000 #[mW]
perf. PFSL = PFSL *1000 #[mW]
perf. Prout = PRout_tot *1000 #[mW]
perf. Ploss = Ploss_tot *1000 #[mW]
perf. fsw = fsw /1e6 #[MHz]
perf. eff = eff * 100 #[%]
perf. Acap = self. Acap_tot *1e6 #[mm^2]
perf. Asw = self. Asw_tot *1e6 #[mm^2]
perf. Atot = self. Atot *1e6 #[mm^2]
perf. Pdensity = Pdensity *1e3/1e6 #[mW/mm^2]
perf. reg_factor = reg_factor
return perf

def calc_areas(self):
    self. Acap = [self. Ccap[i]/self. caps[i]. mCa for i in range(self. n_cap)]
    self. Acap_tot = np. sum(self. Acap)
    self. Asw = [self. Gsw[i]/self. sws[i]. mSa for i in range(self. n_sw)]
    self. Asw_tot = np. sum(self. Asw)
    self. Atot = self. Acap_tot + self. Asw_tot

def optimize_component_sizing(self, Vin, spec_maxI, spec_maxdrop, fsw, dc, lamb, n_val):
    """
    Optimizes the topology component sizing for a given specification
    """
    # Generate sizing combinations
    n_comb=n_val**self. n_cap
    val=np.linspace(1, n_val, n_val)
    combinations=np. zeros([n_val**self. n_cap, self. n_cap])
    for i in range(self. n_cap):
        for j in range(n_val**self. n_cap):
            k=(j//(n_val**(self. n_cap-1-i)))%n_val
```python
combinations[j,i]=val[k]
for i in range(n_comb):
    combinations[i,:]=combinations[i,:]/sum(combinations[i,:])

zeta=np.zeros([n_comb, self.n_out, self.n_out]) # output transimpedance factor matrix
vo_coeff=np.zeros([n_comb, self.n_out]) # total output impedance factor
valid_sol=np.full([n_comb], True) # valid combinations
limit_out=np.zeros([n_comb], dtype=int) # limiting output for each combination

Gsttot=np.zeros([n_comb]) # total FSL stage conductance for each combination
st_r=np.zeros([n_comb, self.n_cap]) # each stage FSL/SSL ratio
capC = np.zeros([n_comb, self.n_cap]) # capacitance of each capacitor
swG = np.zeros([n_comb, self.n_sw]) # conductance of each switch
Ctot=np.zeros([n_comb]) # total capacitance for each combination
Gtot=np.zeros([n_comb]) # total FSL stage conductance for each combination

Atot=np.zeros([n_comb])
Ploss=np.zeros([n_comb])
Pdensity = np.zeros([n_comb])
eff = np.zeros([n_comb])

# calculate all combination performance
for comb, Gst_frac in enumerate(combinations):

    ## Calculate zeta coefficients
    for i in range(self.n_out):
        for j in range(self.n_out):
            for c in range(self.n_cap):
                zeta[comb][i][j] += 1/(Gst_frac[c]) * self.coeff_b[c, i]*self.coeff_b[c,j]
```

56
## Size total stage conductance

```python
valid_sol[comb] = np.all(zeta[comb] >= 0)

# vo_coeff[comb] = (zeta[comb] @ spec_maxI[None].T).T
# limit_out[comb] = np.argmax(vo_coeff[comb]/(spec_maxdrop), axis=0)
Greq = (zeta[comb] @ spec_maxI[None].T).T/spec_maxdrop
Gsttot[comb] = np.max(Greq)
limit_out[comb] = np.argmax(Greq)

## Intra stage optimization
for st in range(self.n_cap):
    Gst = Gsttot[comb] * Gst_frac[st]
    Rst = 1/Gst

### find r
KAcap = 1/(fsw*self.caps[st].mCa)
KPcpar = (self.vcb_ratio[st]*Vin)**2/self.caps[st].mCl
st_mSl_sum = np.sum(np.array([1/np.sqrt(self.sws[a].mSl) for a in range(st*4,(st+1)*4)]))
KAsw = np.sum(np.array([np.sqrt(self.sws[a].mSl)/(dc*self.sws[a].mSa)*st_mSl_sum for a in range(st*4,(st+1)*4)]))
KPstdrv = np.sum(np.array([fsw/(dc*np.sqrt(self.sws[a].mSl))*st_mSl_sum for a in range(st*4,(st+1)*4)]))

st_r[comb, st] = ((KAsw + lamb/100*KPstdrv)/(KAcap + lamb/100*KPcpar) ** (1/3))

### calc C
st_rssl = 1/(1 + st_r[comb, st]**2)**0.5 * Rst
capC[comb, st] = 1/(fsw*st_rssl)

### calc Gi
st_rfsl = st_r[comb, st]/(1 + st_r[comb, st]**2)**0.5 * Rst
swG[comb, st*4:(st+1)*4] = np.array([np.sqrt(self.sws[a].mSl)/(dc*st_rfsl)*st_mSl_sum for a in range(st*4,(st+1)*4)])

Ctot[comb] = np.sum(capC[comb])
Gtot[comb] = np.sum(swG[comb])
```

# calculate performance
self.Ccap = capC[comb]  #[F]
self.Ccap_tot = Ctot[comb]  #[F]
self.Gsw = swG[comb]  #[S]
self.Gsw_tot = Gtot[comb]  #[S]
self.r = st_r
self.calc_areas()
perf = self.calc_loss_noreg(Vin, spec_maxI, fsw, 0.5)
Atot[comb]=perf.Atot
Ploss[comb]=perf.Ploss
Pdensity[comb] = perf.Pdensity
eff[comb] = perf.eff

# determine best solution (for now its the most power dense)
opt_solution_p = np.argmax(Pdensity*valid_sol)
opt_solution_e = np.argmax(eff*valid_sol)
cost=Atot+Ploss*lamb
opt_solution=np.argmax(cost+(1-valid_sol)*np.max(cost))

# assign the best solution to the topology
self.Ccap = capC[opt_solution]  #[F]
self.Ccap_tot = Ctot[opt_solution]  #[F]
self.Gsw = swG[opt_solution]  #[S]
self.Gsw_tot = Gtot[opt_solution]  #[S]
self.r = st_r
self.calc_areas()
perf = self.calc_loss_noreg(Vin, spec_maxI, fsw, 0.5)

return perf

Listing A.2: File topologies.py
import numpy as np
import topology as tp
import tech_devices as tech

# top 1 - linear
top1 = tp.topology()
top1.n_cap=5
top1.n_sw=4*5
top1.n_out=5

top1.vout_ratio = np.array([1/3, 2/3, 4/3, 5/3, 6/3])
top1.coeff_b = np.array([[-1/3, 1/3, -1/3, -1, -1],
                         [1/3, 2/3, 1/3, 1, 1],
                         [0, 0, 1, 1, 1],
                         [0, 0, 0, 1, 1],
                         [0, 0, 0, 0, 1]])
top1.coeff_r = np.repeat(top1.coeff_b, 4, axis=0)  # each 4 switches as same coeffs as cap

top1.vcb_ratio = np.array([1/3, 1/3, 1/3, 1/3, 1/3])

# top1.vsg_ratio = np.array([1/3] * top1.n_sw)
top1.caps = [tech.cap_mos2v, tech.cap_mos5v, tech.cap_mos5v, tech.cap_mom70v, tech.cap_mom70v]
top1.sws = [tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v,
            tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v,
            tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v,
            tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v]

# top2 - nonlinear 1 (Vo4=Vi+(Vo1-0), Vo5=Vi+(Vo2-0), Vo6=Vi+(Vi-0))

# top2 - nonlinear 2 (Vo4=Vi+(Vo1-0), Vo5=Vi+(Vo2-0), Vo6=Vi+(Vi-0))

# top2 = tp.topology()
top2.n_cap=5
top2.n_sw=4*5
top2.n_out=5

top2.vout_ratio = np.array([1/3, 2/3, 4/3, 5/3, 6/3])
top2.coeff_b = np.array([[-1/3, 1/3, -1/3, 1/3, 0],
                         [1/3, 2/3, 1/3, 1, 1],
                         [0, 0, 1, 1, 1],
                         [0, 0, 0, 1, 1],
                         [0, 0, 0, 0, 1]])
top2.coef_r = np.repeat(top2.coef_b, 4, axis=0)  # each 4 switches as same coeffs as cap

top2.vcb_ratio = np.array([1/3, 1/3, 1/3, 2/3, 3/3])

# top2.vsg_ratio = np.array([1/3]*top2.n_sw)

top2.caps = [tech.cap_mos2v, tech.cap_mos5v, tech.cap_mos5v, tech.cap_mos5v,  
             tech.cap_mim5v]

top2.sws = [tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v,  
            tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v,  
            tech.sw_nmos5v, tech.sw_nmos5v, tech.sw_pmos5v, tech.sw_pmos5v,  
            tech.sw_nmos5v, tech.sw_nmos5v, tech.sw_pmos5v, tech.sw_pmos5v,  
            tech.sw_nmos5v, tech.sw_nmos5v, tech.sw_pmos5v, tech.sw_pmos5v]

# top3 - nonlinear 2 (Vo4=Vo1+(Vi-0), Vo5=Vo2+(Vi-0), Vo6=Vi+(Vi-0))

top3 = tp.topology()

top3.n_cap = 5

top3.n_sw = 4*5

top3.n_out = 5

top3.vout_ratio = np.array([1/3, 2/3, 4/3, 5/3, 6/3])

top3.coef_b = np.array([[-1/3, 1/3, -1/3, 1/3, 0],  
                        [1/3, 2/3, 1/3, 2/3, 0],  
                        [0, 0, 1, 0, 0],  
                        [0, 0, 0, 1, 0],  
                        [0, 0, 0, 0, 1]])

top3.coef_r = np.repeat(top3.coef_b, 4, axis=0)  # each 4 switches as same coeffs as cap

top3.vcb_ratio = np.array([1/3, 1/3, 3/3, 3/3, 3/3])

# top3.vsg_ratio = np.array([1/3]*top3.n_sw)

top3.caps = [tech.cap_mos2v, tech.cap_mos5v, tech.cap_mos2v, tech.cap_mim5v,  
             tech.cap_mim5v]

top3.sws = [tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v,  
            tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v]
tech_sw_nmos2v, tech_sw_nmos2v, tech_sw_pmos2v, tech_sw_pmos2v,
  tech_sw_nmos5v, tech_sw_nmos5v, tech_sw_pmos5v, tech_sw_pmos5v,
  tech_sw_nmos5v, tech_sw_nmos5v, tech_sw_pmos5v, tech_sw_pmos5v,
  tech_sw_nmos5v, tech_sw_nmos5v, tech_sw_pmos5v, tech_sw_pmos5v]

# top4 - noninear 3 (Vo4=Vi+(Vi-0), Vo5=Vo2+(Vi-0), Vo6=Vi+(Vi-0))
top4 = tp.topology()
top4.n_cap=5
top4.n_sw=4*5
top4.n_out=5

top4.vout_ratio = np.array([1/3, 2/3, 4/3, 5/3, 6/3])
top4.coeff_b=np.array([[-1/3, 1/3, -1/3, 1/3, 0],
                       [1/3, 2/3, 1/3, 2/3, 0],
                       [0, 0, 1, 0, 0],
                       [0, 0, 0, 1, 0],
                       [0, 0, 0, 0, 1]])
top4.coeff_r=np.repeat(top4.coeff_b,4,axis=0)  # each 4 switches as same coeffs as cap
top4.vcb_ratio = np.array([1/3, 1/3, 1/3, 3/3, 3/3])

# top4.usg_ratio = np.array([1/3]*top4.n_sw)
top4.caps=[tech.cap_mos2v, tech.cap_mos5v, tech.cap_mos5v, tech.cap_mim5v,
           tech.cap_mim5v]
top4.sws=[tech_sw_nmos2v, tech_sw_nmos2v, tech_sw_pmos2v, tech_sw_pmos2v,
           tech_sw_nmos2v, tech_sw_nmos2v, tech_sw_pmos2v, tech_sw_pmos2v,
           tech_sw_nmos2v, tech_sw_nmos2v, tech_sw_pmos2v, tech_sw_pmos2v,
           tech_sw_nmos5v, tech_sw_nmos5v, tech_sw_pmos5v, tech_sw_pmos5v,
           tech_sw_nmos5v, tech_sw_nmos5v, tech_sw_pmos5v, tech_sw_pmos5v]

# top5 - noninear 4 (Vo4=Vo1+(Vi-0), Vo5=Vi+(Vo2-0), Vo6=Vi+(Vi-0))
top5 = tp.topology()
top5.n_cap=5
top5.n_sw=4*5
top5.n_out=5
top5.vout_ratio = np.array([1/3, 2/3, 4/3, 5/3, 6/3])
top5.coeff_b=np.array([
top5.coeff_r = np.repeat(top5.coeff_b, 4, axis=0)  # each 4 switches as same coeffs as cap

top5.vcb_ratio = np.array([1/3, 1/3, 3/3, 2/3, 3/3])

top5.vsg_ratio = np.array([1/3]* top5.n_sw)

top5.caps = [tech.cap_mos2v, tech.cap_mos5v, tech.cap_mos2v, tech.cap_mos5v, tech.cap_mim5v]

top5.sws = [tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v, tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v, tech.sw_nmos5v, tech.sw_nmos5v, tech.sw_pmos5v, tech.sw_pmos5v, tech.sw_nmos5v, tech.sw_nmos5v, tech.sw_pmos5v, tech.sw_pmos5v]

# top6 - buck boost (Vo4 = Vo5 -(Vo4 -Vi), Vo5 = Vo6 -(Vo4 -Vi), Vo6 = Vi+(Vi-0))
top6 = tp.topology()
top6.n_cap = 5
top6.n_sw = 4*5
top6.n_out = 5

top6.vout_ratio = np.array([1/3, 2/3, 4/3, 5/3, 6/3])

top6.coeff_b = np.array([[-1/3, 1/3, 0, 0, 0],
                          [1/3, 2/3, 0, 0, 0],
                          [0, 0, -1/3, 1/3, 0],
                          [0, 0, 1/3, 2/3, 0],
                          [0, 0, 1/3, 2/3, 1]])

top6.coeff_r = np.repeat(top6.coeff_b, 4, axis=0)  # each 4 switches as same coeffs as cap

top6.vcb_ratio = np.array([1/3, 1/3, 1/3, 1/3, 3/3])

top6.vsg_ratio = np.array([1/3]* top6.n_sw)

top6.caps = [tech.cap_mos2v, tech.cap_mos5v, tech.cap_mos2v, tech.cap_mos5v, tech.cap_mim5v]

top6.sws = [tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos2v, tech.sw_pmos2v, tech.sw_nmos2v, tech.sw_nmos2v, tech.sw_pmos5v, tech.sw_pmos5v, tech.sw_nmos5v, tech.sw_nmos5v, tech.sw_pmos5v, tech.sw_pmos5v, tech.sw_nmos5v, tech.sw_nmos5v, tech.sw_pmos5v, tech.sw_pmos5v]
Listing A.3: File tech_devices.py

```python
# -*- coding: utf-8 -*-

""
Created on Thu Oct  7 17:45:48 2021

@author: aagostin

Technology device performance definitions
""

class tech_cap(object):
    def __init__(self):
        self.mCa = 0  # [F/m^2] area metric
        self.par_a = 0  # [ratio] metric bottom plate parasitics
        self.par_b = 0  # [ratio] metric bottom plate parasitics
        self.mCl = 0  # [F/F=] ratio loss metric (refers to parasitic capacitance)

class tech_sw(object):
    def __init__(self):
        self.mSa = 0  # [S/m^2] area metric
        self.mSl = 0  # [S/F] loss metric (refers to gate capacitance)

# CAPS
cap_mos2v = tech_cap()
cap_mos2v.mCa = 8.9/1e3  # [F/m^2]
cap_mos2v.par_a = 0.01  # [ratio]
cap_mos2v.par_b = 0.00  # [ratio]
cap_mos2v.mCl = 100  # [ratio]

cap_mos5v = tech_cap()
cap_mos5v.mCa = 4.1/1e3  # [F/m^2]
```
cap_mos5v.par_a = 0.02 #[ratio]
cap_mos5v.par_b = 0.00 #[ratio]
cap_mos5v.mCl = 50 #[ratio]

cap_mim5v = tech_cap()
cap_mim5v.mCa = 1.55/1e3 #[F/m^2]
cap_mim5v.par_a = 0.007 #[ratio]
cap_mim5v.par_b = 0.00 #[ratio]
cap_mim5v.mCl = 143 #[ratio]

cap_mom70v = tech_cap()
cap_mom70v.mCa = 0.8/1e3 #[F/m^2]
cap_mom70v.par_a = 0.022 #[ratio]
cap_mom70v.par_b = 0.022 #[ratio]
cap_mom70v.mCl = 23 #[ratio]

# SWS
sw_nmos2v = tech_sw()
sw_nmos2v.mSa = 0.97*1e9 #[S/m^2]
sw_nmos2v.mSl = 440*1e9 #[S/J]=[mS/pJ]*1e9

sw_pmos2v = tech_sw()
sw_pmos2v.mSa = 0.36*1e9 #[S/m^2]
sw_pmos2v.mSl = 120*1e9 #[S/J]=[mS/pJ]*1e9

sw_nmos5v = tech_sw()
sw_nmos5v.mSa = 0.29*1e9 #[S/m^2]
sw_nmos5v.mSl = 17*1e9 #[S/J]=[mS/pJ]*1e9

sw_pmos5v = tech_sw()
sw_pmos5v.mSa = 0.11*1e9 #[S/m^2]
sw_pmos5v.mSl = 5.5*1e9 #[S/J]=[mS/pJ]*1e9
Simulation schematics
Figure B.1: Schematic of the implemented topology TOP2.
Figure B.2: Schematic of stage ST1.
Figure B.3: Schematic of the ideal gate driver.