


Problema 4

Considerando a mesma família lójica do inversor de Figure 3 ...

a) $Y = \overline{(X_1 + X_2)} \cdot X_3$


b) $Y = \overline{(X_1 \cdot X_2)} + X_3$



Inversor CMOS




Complementary MOS
NMOS+PMOS

(Exame 1)




$V_{DS} = V_{GS}$
 $V_{DS} \geq (V_{GS} - V_{TH})$

Verifica-se sempre



zonas de funcionamento

Inversor NMOS
 c/ carga Resistive
Linear



$$X = 0 \Rightarrow Y = 1$$



$$X = 1 \Rightarrow Y = 0$$

"1" lógico = VDD

"0" lógico = $\frac{1}{2}$

a) $Y = \overline{(X_1 + X_2)} \cdot X_3$

X_1	X_2	X_3	Y
0	0	0	1
1	0	0	1
0	1	0	1
1	1	0	1
0	0	1	1
1	0	1	0
0	1	1	0
1	1	1	0



$$Y = 0 \Rightarrow X_1 \text{ OU } X_2 \text{ condutor} \quad Y = 0 \Rightarrow X_1 \text{ E } X_2 \text{ a condutor}$$


$$X_1 = 1 \text{ OU } X_2 = 1 \text{ OU } X_1 \text{ e } X_2 = 1$$

$$X_1 = 1 \text{ E } X_2 = 1$$

$$X_1 \text{ E } X_2 \text{ cortados} \quad Y = 1 \Rightarrow X_1 = 0 \text{ OU } X_2 = 0 \text{ OU } \begin{matrix} X_1 = 0 \\ X_2 = 0 \end{matrix}$$



$$X_1 \text{ E } X_2 = 0$$

$$Y = (X_1 + X_2) \cdot X_3$$



=> fazer a ligação a VDD qdo. nos houver corrente no circuito de baixo


$$Y = (X_1 + X_2) \cdot X_3$$









X ₁	X ₂	X ₃	Y
0	0	0	
1	0	0	
0	1	0	
1	1	0	
1	0	1	1
0	1	1	1
1	1	1	1

$$Y = (X_1 \cdot X_2) + (\bar{X}_3)$$

X_1	X_2	X_3	Y
0	0	0	1
1	0	0	1
0	1	0	1
1	1	0	0
0	0	1	0
1	0	1	0
0	1	1	0
1	1	1	0





$$I_D = k [2(V_{GS} - V_{TH})V_{DS} - V_{DS}^2]$$

$$I_D = k (V_{GS} - V_{TH})^2$$