Files update for project lab.3
24 novembro 2020, 08:20 • Paulo Flores
The laboratories section was updated with files for the top_circuit (where the designed circuit should be included) and for the program adet (which generate random INIY_ data for the input memory and compare the results read from the FPGA with expected values).